





SMX2.1, a 128 Channel, Event-Driven Tracking Chip for Silicon and Gaseous Detectors

<u>Krzysztof Kasinski</u>, Robert Szczygiel, Weronika Zubrzycka, Rafal Kleczek, Piotr Otfinowski¹ Ralf Kapell, Piotr Koczon, Joerg Lehnert, Anton Lymanets, Osnan Maragoto-Rodriguez, Adrian Rodriguez-Rodriguez, Christian J. Schmidt, Carmen Simons² Wojciech Zabolotny, Marek Guminski, Adrian Byszuk³

for the CBM Collaboration

¹AGH University of Science and Technology, Cracow, Poland ²GSI Helmholtzzentrum fuer Schwerionenforschung GmbH, Darmstadt, Germany ³Warsaw University of Technology, Warsaw, Poland

Facility for Antiproton & Ion Research





- Tracking acceptance: $2^{\circ} < \theta_{lab} < 25^{\circ}$
- Free streaming DAQ
- R_{int} = 10 MHz (Au+Au)

R_{int} ≈ 0.5 MHz full bandwith: Det. – Entry nodes reduced bandwidth Entry nodes – Comp. farm

with R_{int} (MVD)=0.1 MHz

 Software based event selection

MUCH

SMX chip

Features:

- Low power, self-triggering ASIC •
- 128 channels + 2 test channels .
- Time resolution ~ 5 ns •
- Provides digitized hits with: • 5 bit Energy Resolution. 14 bit Time stamp.
- Linearity range up to 15 fC •

FAST SHAPER

Radiation hard layout •

REG. ACCESS LOGI

Parameter	Value
Process	180 nm CMOS MM/RF
Chip area	10.0 mm × 6.75 mm
Channel number	128 + 2 test
ADC bits	5
Input charge frequency	max. 500 kHz
Power	
Consumption:	0.6 – 1.2 W/chip
Uninitialized	1.023 W/chip @ I _d =2
Initialized	mA
	8 mW/channel
Offset spread	1.12 mV rms / 0.015
of fast channel	fC rms
	(after correction)
Offset spread	0.09 (before
of ADC [fC]	correction) [39]
	0.02 (after correction)
Gain	
Fast shaper (STS)	/3 mV/fC
Slow shaper (STS)	32.7 mV/fC
Gain spread:	0.0.0/
Fast shaper	0.8 %
Slow snaper	0.5 % (after
o , , , , ,	calibration)
time [ns]	90 / 180 / 262 / 332
	>91%
Yield	(146 ASICs tested on
	PCBs)

SMX 2.1 Chip architecture

0-12 fC electrons & holes (STS) gain switching & trimming 250 khit/s rate (pulsed reset) 80-280 ns shaping time (slow path) time-walk corrected offline continuous-time ADC + peak det. P=8.5-10 mW/channel (incl. logic)

STS/MUCH-XYTER2 ASIC

SELF-TRIGGERED MODE

Back-end:

- control via synthesized reg & AFE DICE cells
- 9.41 47 Mhit/s/ASIC data BW
- dedicated protocol
- throttling, diagnostic features
- link loopback (multi-level)
- 64-bit e-fuse for traceability

Schematic of the CSA amplifier and PSC circuit

www.agh.edu.pl

STS detector case

CBM DAQ system

The DPB/CRI boards are responsible for:

- * communication with GBTx ASICs via 4.8 Gb/s optical link
- * reference clock receive and its delivery to the FEE
- * providing communication with Experiment Control System
- * control command and responses to and from FEE
- * time-deterministic fast control commands to the FEE
- * concentration or aggregation of data delivered by the FEE ASICs (SMX2.1 in case of STS, or MUCH, Spadic in case of TRD)

* transmission of the aggregated data to DAQ via 10 Gb/s optical link (DPB) or PCIe (CRI).

General CBM DAQ structure

Measurements: Analog waveforms

Measurements: selectable peaking times and fast reset

WF @ 10fC for different peaking times & fast reset On

Holes

• CSA fast reset (baseline recovery). Reset procedure takes some time (150ns + 250ns)

• Reset itself causes dead time for shortest peaking times (e.g. pulses, which would be injected in this time frame will be lost).

Optimization towards varying dominant noise contributors.

Optimization towards varying dominant noise contributors.

Selectable peaking time

- Fast reset does not always help
- Intrinsic dead time decreases double pulse performance but helps withstanding long pulse trains (with the same AFE conditions)
- Modification for final ASIC: shortening both trigger time and reset time

Measurements – in-channel 5-bit ADC

6000

4000

100

120 Channel number

Best performance: floating HV power supply + grounded HV cable shield

- The difference between the best and the worst case is ca. 200 e.
- Noise performance of 1200 e is achievable.

Measurements – noise performance with sensor

ASICv2.1

Hamamatsu Sensor (6x6cm² & 6x4cm²) in PCB + FEB-C+ASICv2.1

Throttling

Simulation with realistic beam intensity fluctuation. The average event rate \propto beam intensity; Beam intensity resolution is 20us. The event rates obey Poisson process during each 20us.

"Stop" strategy: stop accepting new hits, drain the ASIC channel FIFOs, then restart accepting hits. "Clear" strategy : clear the ASIC channel FIFOs, then re-enable data taking as soon as possible.

Back-end, data path

ESD protection - temperature

Testing of XYTER2.1 ESD protection level with "ESD gun" from emtest :

Used ESD generator:

Internal circuit:

Typical waveform of ESD generator output current:

- An ESD pulse of up to 1kV on an analog signal line will damage the appropriate channel, but not other channels or the whole ASIC.
- With 1.2kV on analog signal lines there were CSA register read/write errors, so the whole ASIC was affected.

Quick noise estima

LVDS:

+/- 1500V @ LVDS signals: +/- 1700V @ LVDS signals: +/- 2000V @ LVDS signals:

Sync and Communication OK Sync and Communication OK Sync error, no SOS received

Courtesy: Ralf Kapell

FEB-8 architecture

LDOs development at SCL Chandigarh Output noise (100kHz to 100MHz) < 70µV RMS Final size: 5.7mm x 6.2mm Two versions: 1.8V/1.6A and 1.2V/1.6A 4 external parts (2 Rs, 2 Caps) Proton irradiation campaign successful after 10kGy change Vout < 15 mV even at 20kGy.

Manufacturing / Yield • • •

- » Encapsulant issue:
 - SMX2.1 with existing dam&fill solution cannot withstand +40°C.
 - (Polytec UV DC 2257, hardness 73)
 - SMX2.1 with Dymax 9001-E-v3.1 (hardness D43) is still operational at $83^{\circ}C+$.
 - Irradiation tests of new encapsulant are in progress.

Testability

Winter Tool

S/N:V160719-001

- » Pogo-probe pads -> testing without wire-bonding OR wafer prober DURING ASSEMBLY
- » Multiple potentials available on pads -> faster wafer-level testing
- » Global ADC input -> faster calibration

Testing of the FEB8 after the wire bonding of ASIC-rows.

- STS-XYTER2.1 was fabricated and thoroughly tested as a read-out of silicon micro-strip sensors + micro-cables and GEM detectors. 128 channels, self-triggering, time (3.125 ns), amplitude (5-bit) digitizing in each channel.
 - STS-XYTER2.2 Engineering Design Review will be held on 15.11.2019
 - Submission targeted at end of December 2019 (production release in June 2020)

Some of the changes:

- Diagnostic: more potentials added for on-chip monitoring (all VDDs)
- Layout: reduce risk of short during bonding of digital power
- Analog: implement diode-based ESD protection of the inputs
- Analog: fast reset modification: improved timing full reset only for typical charge -> reduction of intrinsic dead time
- Digital: fix read-back of 5 registers

Thank you for your attention • • • •

Very recent results: 34th CBM Collaboration Meeting, Kolkata 2019, CBM Progress Report 2018

JOURNAL PAPERS:

K. Kasinski, R. Szczygiel, W. Zabolotny, Back-end and interface implementation of the STS-XYTER2 prototype ASIC for the CBM experiment, Journal of Instrumentation, 2016 vol. 11 art. no. C11018.

K. Kasinski, R. Szczygiel, W. Zabolotny, J. Lehnert, C.J. Schmidt and W.F.J. Müller, A protocol for hit and control synchronous transfer for the front-end electronics at the CBM experiment, Nucl. Instrum. Meth. A 835 (2016) 66.

K. Kasinski, P. Koczon, S. Ayet, S. Löchner, C.J. Schmidt, System level considerations for the front end readout ASIC in the CBM experiment from the power supply perspective, J. Instrum. 12 (2017) C03023. http://stacks.iop.org/1748 0221/12/i=03/a=C03023

W. Zubrzycka, K. Kasinski, Leakage current induced effects in the silicon microstrip and gas electron multiplier readout chain a nd their compensation method, Journal of Instrumentation, 2018 vol. 13 art. no. T04003, s.s.[2], 1 10.

K. Kasinski, A. Rodriguez Rodriguez, J. Lehnert, W. Zubrzycka, R. Szczygiel, P. Otfinowski, R. Kleczek, C. J. Schmidt Characteri zation of the STS/MUCH XYTER2, a 128 channel time and amplitude measurement IC for gas and silicon microstrip sensors, Nuclear Instruments & Methods in Physics R esearch. Section A,Accelerators, spectrometers, detectors and associated equipment ; 2018 vol. 908, s. 225 235.

P. Otfinowski, P. Grybos, R. Szczygiel, K. Kasinski, Offset correction system for 128 channel self triggering readout chip with in channel 5 bit energy measurement functionality, Nucl. Instruments Methods Phys. Res. Sect. A Accel. Spectrometers, Detect. Assoc. Equip. 780 (2015) 114 118. doi:http://dx.doi.org/10.1016/j.nima.2015.01.048.

DAQ system:

Wojciech M. Zabołotny, Grzegorz H. Kasprowicz, Adrian P. Byszuk, David Emschermann, Marek Gumiński, Krzysztof T. Poźniak, and Ryszard Romaniuk "Selection of hardware platform for CBM Common Readout Interface", Proc. SPIE 10445, 1044549 (7 August 2017);

W.M. Zabolotny, G. Kasprowicz, A.P. Byszuk, D. Emschermann, M.Gumiński, B. Juszczyk, J. Lehnert, W.F.J. Müller, K. Poźniak and R. Romaniuk "Versatile prototyping platform for Data Processing Boards for CBM experiment", 2016 JINST 11 C02031

W.M. Zabołotny, A.P. Byszuk, D. Emschermann, M. Gumiński, B. Juszczyk, K. Kasiński, G. Kasprowicz, J. Lehnert, W.F.J. Müller, K. Poźniak, R. Romaniuk, R. Szczygieł, Design of versatile ASIC and protocol tester for CBM readout system, J. Instrum. 12 (2017) C02060. http://stacks.iop.org/1748 0221/12/i=02/a=C02060