


APD Gain Optimization for the APFEL ASIC & Slice Assembly Status for the



Target Spectrometer

Markus W. H. Moritz





2nd Physics Institute, Giessen University, Germany

PANDA CM, November 2019

APD Gain Optimization for the APFEL ASIC

2

Setup




PANDA SADC
with opt. feature
extraction
(Oliver Noll)


→ very close to final PANDA setup

Procedure

- calibration with cosmic muons



- light pulser stability test



For broad dyn. Range:

- thick fiber bundle
- internal attenuation not sufficient to reach a few MeV


→ attenuation foils
→ collimators
→ 11,3 MeV – 1869,5 MeV

- 2 kHz pulse rate
- 150 s each intensity (energy)




Analysis



- linearity high vs low gain





- residual




Analysis



Analysis



Analysis



Discussion

PWO-II LY @ +18°C: 20 PMT-phe/MeV

PWO-II LY @ -25°C: 100 PMT-phe/MeV (LY@18°C X4)

APD covers ~13% crystal endface

PMT QE = 20%, LAAP QE= 80% → 52 APD-phe/MeV

APFEL ASIC max Input: 8.5 pC

$$E_{max}(gain_{opt} 500) = \frac{8.5 \cdot 10^{-12} C}{52 \cdot 1.6 \cdot 10^{-19} C/MeV \cdot 500} = 2043.3 MeV$$

Discussion

PWO-II LY @ +18°C: 20 PMT-phe/MeV



PWO-II LY @ -25°C: 100 PMT-phe/MeV (LY@18°C X4)

APD covers ~13% crystal endface

PMT QE = 20%, LAAP QE= 80% → 52 APD-phe/MeV

APFEL ASIC max Input: 8.5 pC

$$E_{\max}(gain_{opt} 500) = \frac{8.5 \cdot 10^{-12} C}{52 \cdot 1.6 \cdot 10^{-19} C/MeV \cdot 500} = 2043.3 MeV$$



Discussion

PWO-II LY @ +18°C: 20 PMT-phe/MeV



PWO-II LY @ -25°C: 100 PMT-phe/MeV (LY@18°C X4)

APD covers ~13% crystal endface

PMT QE = 20%, LAAP QE= 80% → 52 APD-phe/MeV

APFEL ASIC max Input: 8.5 pC

$$E_{\max}(gain_{opt} 500) = \frac{8.5 \cdot 10^{-12} C}{52 \cdot 1.6 \cdot 10^{-19} C/MeV \cdot 500} = 2043.3 MeV$$



Discussion

PWO-II LY @ +18°C: 20 PMT-phe/MeV


PWO-II LY @ -25°C: 100 PMT-phe/MeV (LY@18°C X4)

APD covers ~13% crystal endface

PMT QE = 20%, LAAP QE= 80% → 52 APD-phe/MeV




APFEL ASIC max Input: 8.5 pC

$$E_{\max}(gain_{opt} 500) = \frac{8.5 \cdot 10^{-12} C}{52 \cdot 1.6 \cdot 10^{-19} C/MeV \cdot 500} = 2043.3 MeV$$






Envisaged milestone (M8): Assembly of 1st full Barrel EMC slice

- Infrastructure ✓
- Mechanics (except Supportbeam) (✓)
- 710 detectors ✓
 - 710 crystals in 11 different geometries ✓
 - 1420 APDS
 - Screening including irradiation ✓
 - Matching ✓
 - Glueing ✓
 - Capsules ✓
 - Wrapping ✓
- Assembly of 18 modules ✓
- Assembly of Supermodules ✓
 - 360 left and 360 right handed APFEL-ASIC with flex PCBs ✓
 - ASIC housing or fixtures ✓
- Assembly of full slice X
 - Cooling & thermal insulation in progress
 - Backplanes in progress
 - Light pulser fiber coupling in progress
 - Design Supportbeam in progress



Barrel Backplanes: 3 Layers

- **Top: HV distribution & regulation**
 - Adjust bias voltage of 8 APDs
 - 50V from HV input downwards in $< 0,1V$ steps
 - All channels fed from the same HV source
→ safes space inside support beam
 - Online measurement of APD voltage and current
- **Middle: Connector board for signal cables**
- **Bottom: Board for FlexPCBs / ASICs**
 - Connectors to FEs
 - 8x2 Diff. Line drivers
 - APFEL I/F buffers
 - Temp/Humidity sensors






8-ch HVD final prototype
size: 6 x 5.5 cm²

Serial Adapter ASIC
(next slide)

Barrel Backplanes: 3 Layers

- **Top: HV distribution & regulation**
 - Adjust bias voltage of 8 APDs
 - 50V from HV input downwards in $< 0,1V$ steps
 - All channels fed from the same HV source
→ safes space inside support beam
 - Online measurement of APD voltage and current
- **Middle: Connector board for signal cables**
- **Bottom: Board for FlexPCBs / ASICS**
 - Connectors to FEs
 - 8x2 Diff. Line drivers
 - APFEL I/F buffers
 - Temp/Humidity sensors







Combines different FE busses & DAC for HV adjustments

8-ch HVD final prototype
size: 6 x 5.5 cm²

Serial Adapter ASIC
(next slide)



Slice Assembly Status – 1st Serial Adapter ASIC

15





Slice Assembly Status – 2nd Serial Adapter ASIC

16





Deviation from linear fit of channel 4



Slice Assembly Status – 2nd Serial Adapter ASIC

17




4 SerialAdapter (V110) assembled and DAC tested


- big improvement
- Glob Top expected to be applied within the upcoming weeks

HV board in production/assembly (first PCB had manufacturing defects)

- test setup ready
- full test expected this year



Slice Assembly Status – Support Beam Optimization₈






Slice Assembly Status – Support Beam Optimization₉



mechanical stiffness
needs to be reevaluated








- PCBs can be used for
 - Irradiation
 - Annealing
 - Transportation
- 60 APDs each



- Workshop @ Bochum produces box currently
- Front-Cooling geometry and material tests ongoing
- Different geometries for coolant lines for optimal flow/cooling power and homogeneous flow distribution using manifolds



- Adapting PANDA THMP Hardware to be used with all sensors for pre-series Slice Test (pressure drop, flow, temp...)

- **APD gain**
 - Increment up to 500 will improve the energy resolution
 - Gain map with respect to the needed dyn. Range (p_{beam}, θ)
- **Serial Adapter ASIC**
 - DAC bug for APD HV regulation is fixed
 - Full test of HV regulation board will be completed this year
- **Mechanics**
 - Mock-up of new support beam design is ready
 - Stiffness of new design unknown
- **Cooling 1st Slice**
 - Cooling-box is currently produced by the workshop in Bochum
 - Flow and thermal insulation optimizations are ongoing
 - PANDA-THMP system is currently prepared for 1st Slice test

BACKUP SLIDES

