

MVD silicon pixel detector readout architecture and ASIC developments

Mittwoch, 14. April 2010 14:30 (30 Minuten)

The MVD silicon pixel detector readout architecture will be described. Special emphasis will be put on the full custom ASIC development for the front-end electronic.

Autor: Herr MAZZA, Giovanni (INFN Sez. Torino)

Vortragende(r): Herr MAZZA, Giovanni (INFN Sez. Torino)

Sitzung Einordnung: FEE Development

Track Klassifizierung: Front End Electronics