



# PANDA FEE/DAQ Workshop



Sezione di Torino

MVD silicon pixel detector :  
readout architecture and ASIC developments


*D. Calvo, P. De Remigis, T. Kughatasan,  
G. Mazza, A. Rivetti, L. Toscano, R. Wheadon*



# PANDA MVD



Sezione di Torino



## \* Barrel :

Layer 1 : radius 28 mm, SPDs

Layer 2 : radius 53 mm, SPDs

Layer 3 : radius 92 mm, SSDs

Layer 4 : radius 120 mm, SSDs

## \* Forward :

Disks 1-2 : radius 37.5 mm,  
SPDs

Disks 3-4 : radius 75 mm, SPDs

Disks 5-6 : radius 130 mm,  
SPDs + SSDs



# Pixel specs



Sezione di Torino

|                            |                                                      |
|----------------------------|------------------------------------------------------|
| <i>Pixel size</i>          | $100 \times 100 \mu\text{m}^2$                       |
| <i>Chip active area</i>    | $11.4 \times 11.6 \text{ mm}^2$ (116 rows, 110 cols) |
| <i>dE/dx measurement</i>   | ToT, 12 bits dynamic range                           |
| <i>Max input charge</i>    | 50 fC                                                |
| <i>Noise floor</i>         | $< 32 \text{ aC}$ (200 $e^-$ )                       |
| <i>Clock frequency</i>     | 155 MHz                                              |
| <i>Time resolution</i>     | 6.4 ns ( 1.85 ns r.m.s. )                            |
| <i>Power consumption</i>   | $< 500 \text{ mW/cm}^2$                              |
| <i>Max event rate</i>      | $6.1 \cdot 10^6 \text{ hits/(cm}^2 \cdot \text{s)}$  |
| <i>Total ionizing dose</i> | $< 100 \text{ kGy}$                                  |



# Data rates



Sezione di Torino

| <i>antiproton-</i>                                                   | <i>proton</i>                              | <i>Ar</i>                               | <i>Au</i>                                   |
|----------------------------------------------------------------------|--------------------------------------------|-----------------------------------------|---------------------------------------------|
| <i>Average flux [hits/cm<sup>2</sup>·s]<br/>Disk number</i>          | $8.24 \cdot 10^5$<br><i>Disk 6</i>         | $3.30 \cdot 10^5$<br><i>Disk 5</i>      | $9.47 \cdot 10^4$<br><i>Disk 4</i>          |
| <i>Average flux [hits/cm<sup>2</sup>·s]<br/>Barrel 1 - stave</i>     |                                            | $2.55 \cdot 10^5$<br><i>stave 3</i>     | $1.03 \cdot 10^5$<br><i>stave 13</i>        |
| <i>Average flux [hits/cm<sup>2</sup>·s]<br/>Barrel 2 - stave</i>     |                                            | $2.55 \cdot 10^5$<br><i>stave 19</i>    | $2.54 \cdot 10^4$<br><i>stave 25</i>        |
| <i>Max flux [hits/cm<sup>2</sup>·s]<br/>[hits/(readout chips·s)]</i> | $8.24 \cdot 10^6$<br>$\sim 8.1 \cdot 10^6$ | $6.8 \cdot 10^5$<br>$\sim 9 \cdot 10^5$ | $1.65 \cdot 10^4$<br>$\sim 2.18 \cdot 10^4$ |

$p : 2 \cdot 10^{32}$   
 $Ar : 2.4 \cdot 10^{31}$   
 $Au : 2.2 \cdot 10^{30}$


annh. rate  $2 \cdot 10^7$   
 @ 15 GeV/c




# Routing direction



Sezione di Torino



# Module concept










# Module types



Sezione di Torino





Option 1

Option 2



# Readout options



Sezione di Torino

## \* Option 1

- 😊 reduced number of cables
- 😊 simpler ToPiX control logic
- 😊 better management of data rate increase
- 😞 requires an extra chip

## \* Option 2

- 😊 no need of an extra chip
- 😊 interface already under development at CERN
- 😞 more cables




## ToPiX ASIC



Sezione di Torino

- \* Custom development for the PANDA MVD
- \* Provides spatial and time coordinates plus energy resolution measurement ( via ToT )
- \* Compatible either with p-type or n-type detectors
- \* Self triggered architecture
- \* Each event has a 12 bits time reference
- \* Data corresponding to a 12 bits counter cycle ( $26.21 \mu\text{s}$  ) are packed in a frame, with an 8 bits frame counter ( 6.71 ms cycle )

# Pixel cell






# ToPiX block diagram



Sezione di Torino






# Data format



Sezione di Torino






# ToPiX v2 architecture



Sezione di Torino



- Full pixel cell ( analogue + digital )
- Two folded columns with 128 cells
- Two columns with 32 cells
- 5x2 mm<sup>2</sup> die area
- CMOS 0.13  $\mu\text{m}$  technology
- SEU tolerant logic (based on the DICE cell)



# ToPiX v2




Sezione di Torino

ToPiX prototype 5 mm  $\times$  2 mm



Pixel cell

100  $\mu\text{m}$   $\times$  100  $\mu\text{m}$



*Analog*

*Digital*





## ToPiX v2



Sezione di Torino

### Tests :

- \* electrical
- \* connected to a detector via wire bonding
- \* TID tests
- \* SEU tests

### References :

D. Calvo et al, *A Silicon Pixel Readout ASIC in CMOS 0.13  $\mu\text{m}$  for the PANDA MicroVertex Detector* , Nuclear Science Symposium Conference Record, 2008 IEEE, 19-25 Oct. 2008 Page(s): 2934 – 2939

D. Calvo et al., *The silicon pixel system for the Micro Vertex Detector of the PANDA experiment* – doi:10.1016/j.nima.2009.09.043

T. Kugathasan, et al., *Front end electronics for pixel detector of the PANDA MVD* - Proceedings of the Topical Workshop on Electronics for Particle Physics 21-25 Sep 2009 - Paris, France - CERN 2009-006, pag. 52-56



## ToPiX v3




Sezione di Torino


- Under design
- 5x4 mm<sup>2</sup> die area
- CMOS 0.13  $\mu$ m DM technology
  - LM  $\rightarrow$  6 thin, 2 thick metal layers
  - DM  $\rightarrow$  3 thin, 2 thick, 3 RF metal layers
- Triple redundancy-based SEU protection
- End of column logic
- 312.5 Mb/s serial output
- Pads for bump bonding

# Analog cell


Filter stage:  $40\mu\text{m} \times 20\mu\text{m}$  (50% of area of the previous)



Preamplifier  $35\mu\text{m} \times 30\mu\text{m}$



Analog Cell  $100\mu\text{m} \times 50\mu\text{m}$



← To be designed



# Digital cell



Sezione di Torino

| <i>Cell type</i>                                  | <i>Cell size</i>              | <i>Comments</i>                      |
|---------------------------------------------------|-------------------------------|--------------------------------------|
| <i>Dice</i>                                       | $6 \times 7 \mu\text{m}^2$    | <i>ToPiX v2</i>                      |
| <i>Triple redundancy</i>                          | $7 \times 9.6 \mu\text{m}^2$  | <i>ToPiX v3<br/>data register</i>    |
| <i>Triple redundancy<br/>with self correction</i> | $9 \times 14.4 \mu\text{m}^2$ | <i>ToPiX v3<br/>control register</i> |



# Digital readout



Sezione di Torino

- \* Common buses for two pixel columns
- \* Time stamp distribution @ 155 MHz
- \* Pixel readout @  $f_{CK}/4$
- \* Column bus circuitry already designed for the NA62 prototype, currently under test
- \* End of column control logic design started
- \* Submission foreseen for November 2010



# GBT chipset



Sezione di Torino

## Radiation tolerant chipset :

- \* GBTIA : Transimpedance optical receiver
- \* GBLD : Laser driver
- \* GBTx : Data and Timing Transceiver
- \* GBT-SCA : Slow control ASIC

## Target Applications :


- \* Data readout
- \* TTC
- \* Slow control and monitoring links

## Supports :

- \* Bidirectional data transmission
- \* Bandwidth :
  - Line rate : 4.8 Gb/s
  - Effective : 3.36 Gb/s

## Radiation Tolerance :

- \* Total dose
- \* Single Event Upset





## Conclusions



*Sezione di Torino*

- \* A pixel readout architecture has been defined – waits for more detailed rate simulations to be finalized.
- \* F/E ASIC with full pixel cells and columns has been designed and tested – new version, with full end of column logic is under design.
- \* A GBT-based interface to the DAQ system is under evaluation. Contacts with the CERN GBT group ongoing.