




Pixel detector



Sezione di Torino

Status report on
the PANDA pixel detector readout



- * Modules of 2,3,5 or 6 chips
- * TPXctrl acts as a data concentrator. Chips can be chained
- * Service board provides voltage regulation and electrical/optical transmission



Data transmission



- * All components have to be radiation hard.
- * ToPiX → TPXctrl
 - * 320 Mb/s electrical link (e-link)
- * TPXctrl → Service board
 - * 320 Mb/s (e-link)
 - * 1 Gb/s (joint development with NA62 GTK)
- * Service board → Counting room
 - * GBT



Barrels



Layer #	# of staves	# of ToPiX	# of TPXctrl
1	14	52	22
2	28	300	100
		352	122



Disks



Sezione di Torino

Disk #	# of ToPiX	# of TPXctrl
1	20	10
2	20	10
3	108	44
4	108	44
5	108	44
6	108	44
Total	472	196




Specifications



Sezione di Torino

- * Pixel size : $100 \mu\text{m} \times 100 \mu\text{m}$
- * Chip active area : $11.4 \text{ mm} \times 11.6 \text{ mm}$ (116 rows, 110 cols)
- * dE/dx : Time over Threshold, up to 100 fC
- * Analog noise floor : $< 32 \text{ aC}$ ($200 e^-$)
- * System clock frequency : 155.25 MHz
- * Max event and data rates (*est.*) : $21 \cdot 10^6$ hits/s/chip - 1.4 Gb/s/chip
- * Power consumption : $< 500 \text{ mW/cm}^2$
- * Total Ionizing Dose : $< 100 \text{ kGy}$
- * Equivalent neutron fluence : $< 5 \cdot 10^{14} \text{ 1MeV } n_{\text{EQ}}/\text{cm}^2$



- Full pixel cell (analogue + digital)
- Two folded columns with 128 cells
- Two columns with 32 cells
- $5 \times 2 \text{ mm}^2$ die area
- CMOS $0.13 \mu\text{m}$ LM technology
- Dice-based SEU resistant FFs
- Tests :
 - test bench
 - with a sensor and a radiation source
 - TID and SEU



ToPiX v3



Sezione di Torino

- Under design
- 5x4 mm² die area
- CMOS 0.13 μm DM technology
- Triple redundancy-based SEU protection
- End of column logic
- 320 Mb/s serial output
- Pads for bump bonding



Triple redundancy




Sezione di Torino


Cell type	Cell size	Comments
Dice	$6 \times 7 \mu\text{m}^2$	ToPiX v2
Triple redundancy	$7 \times 9.6 \mu\text{m}^2$	ToPiX v3 data register
Triple redundancy with self correction	$9 \times 14.4 \mu\text{m}^2$	ToPiX v3 control register

Pixel cell


Filter stage: $40\mu\text{m} \times 20\mu\text{m}$ (50% of area of the previous)



Preamplifier $35\mu\text{m} \times 30\mu\text{m}$



Analog Cell $100\mu\text{m} \times 50\mu\text{m}$



← To be designed

T. Kugathan



Digital readout



- * Common buses for two pixel columns
- * Time stamp distribution @ 155 MHz
- * Pixel readout @ $f_{CK}/4$
- * Circuitry already designed for the NA62 GTK prototype, currently under test
- * End of column control logic design started (*L.Toscano*)



PANDA-GBT meeting




- * PANDA GBT-meeting on March 3rd 2010
- * People : J. Christiansen, I. Konorov, G. Mazza, P. Moreira
- * No showstoppers for the use of GBT for PANDA (neither technical nor political)
- * GBT chip available in 2 years (~final version)
- * Building block also available for customization
- * FPGA code already available



GBT project



Sezione di Torino





Conclusions



- * ToPiX v3 design is ongoing :
 - Analog cell design well advanced
 - Digital cell and end of column design started
 - Possible submission dates : May or November 2010
- * Readout architecture design :
 - Cable testing → PdR presentation
 - First contacts with CERN for the GBT
 - Data rates still an open issue