

Conversion time limited VME readout and signal exchange

Michael Munch

Department for Physics and Astronomy, Aarhus University
NUSTAR DAQ


September 26th 2019, NUSTAR Week 2019

Glowing backplanes

In collaboration with:

J. H. Jensen (AU), B. Löher (TUD/GSI), H. Törnqvist
(TUD/GSI), H. T. Johansson (Chalmers)

Experiments



Truth

More (good) data
=
easier (better) analysis

Man power

Aarhus $\sim$ 5 people

ATLAS $\sim$ 3000 (scientific) people

NUSTAR $\sim$ 700 (scientific) people

Money

Aarhus $\sim$ 0.5 M€


ATLAS $\sim$ 500 M€

NUSTAR ?

Solution?

Modular electronics chain

Detector → Preamp →
Amp → ADC → PC





VME

Challenge

More (good) data

=

easier (better) analysis



Push the modules

Digitization time

CAEN v785 $\sim 7\mu\text{s}$

Mesytec MADC32 $\sim 2\mu\text{s}$

Readout time

Motorolla MVME $\sim 1.3\mu\text{s}/\text{word}$

CES RIO4 $\sim 0.5\mu\text{s}/\text{word}$


Readout time $\gg$ digitization time

Bottleneck II


Trigger requests




Single-event readout



Multi-event readout



Shadowed multi-event readout



Gate + Conversion



DAQ overhead, synchronization check



DAQ read-out




(after deadtime release)




(shadowed, background)

Software




Benchmark CAEN v785

33 words per event



Benchmark Mesytec MADC32

17 words per event



Conclusion

Optimized readout software



Factor ≥ 2 higher throughput.

Details $\rightarrow$ [arXiv:1810.03574](https://arxiv.org/abs/1810.03574)

NUSTAR signal exchange

In collaboration with:

H. T. Johansson (Chalmers), A. Heinz (Chalmers)


Backbone

- ▶ Triggers (from all detectors)
- ▶ MASTER START (to all detectors)
- ▶ BUSY (from all detectors)

Challenge

- ▶ NUSTAR consist of N detectors
- ▶ Not all N detectors are used for all experiments
- ▶ Requires recabling (error prone)
- ▶ Ground loops! (already inside caves)
- ▶ Large distances within same experiment (SuperFRS)

Solution




<https://edms.cern.ch/document/2024803>

Signal Exchange Network

- ▶ Fixed infrastructure
- ▶ Software defined routing
- ▶ Entirely optical
- ▶ Builds upon VULOM + TRLO II experience
- ▶ Swedish inkind

Network




Work horse

- ▶ Xilinx ZynQ SoC
- ▶ Dual ARM Cortex-A9
- ▶ Kintex FPGA
- ▶ 1GB RAM
- ▶ 250 FPGA IO
- ▶ 1Gbit ethernet




Demonstrator I



Demonstrator II

Possible to send serially with ≥ 400 MHz




VME module (Rimfaxe)

Interface from detector to SEP network

Rimfaxe $\approx$ RIO4 + VULOM4

Work in progress


- ▶ VME master
- ▶ 1Gbit ethernet
- ▶ QSFP (SEPNET)
- ▶ SFP+
- ▶ 24 ECL (IN/OUT)
- ▶ 6 NIM (IN/OUT)
- ▶ 72 IO expansion



SEP crate (Heimdall)

HW design in progress

- ▶ Relay in the SEP network
- ▶ 8 IO per card (1 QSFP)
- ▶ 19" 4U crate.
- ▶ 15 cards



Status


- ▶ Successfull demonstrator
- ▶ Possible to send serially with ≥ 400 MHz.
- ▶ First prototype of VME module in 2 month
- ▶ HW design for backplane in progress

Bonus

Rimfaxe B2B



Convergence



Nomenclature

- ▶ Livetime, LT : Time where triggers are accepted
- ▶ Deadtime, DT, Δt : Time where triggers are *not* accepted
- ▶ Livetime fraction, $\mathcal{L}$: Fraction of events accepted
- ▶ Deadtime fraction, $\mathcal{D}$: Fraction of events rejected
- ▶ Trigger request frequency, f_r : Frequency of total triggers
- ▶ Trigger accept frequency, f_a : Frequency of accepted triggers

$$\mathcal{D} + \mathcal{L} = 1$$

$$\mathcal{L} = \frac{1}{1 + f_r \Delta t}$$