



# CRI board for CBM experiment

## preliminary studies

Wojciech M. Zabołotny<sup>1</sup>, Adrian P. Byszuk<sup>1</sup>, David Emschermann<sup>2</sup>,  
Marek Gumiński<sup>1</sup>, Dirk Hutter<sup>3</sup>, Grzegorz H.  
Kasprowicz<sup>1</sup>, Krzysztof T. Poźniak<sup>1</sup>, Ryszard Romaniuk<sup>1</sup>

<sup>1</sup>Institute of Electronic Systems, Warsaw University of Technology

<sup>2</sup>GSI-Helmholtzzentrum für Schwerionenforschung GmbH

<sup>3</sup>Frankfurt Institute for Advanced Studies

XLII-th IEEE-SPIE Joint Symposium Wilga 2018



# Introduction



- Compressed Baryonic Matter (CBM) [1] is a fixed-target experiment built at FAIR accelerator complex in Darmstadt.



# Introduction



- Compressed Baryonic Matter (CBM) [1] is a fixed-target experiment built at FAIR accelerator complex in Darmstadt.
- Its aim is the analysis of nucleus collision at high energies, allowing exploration of the QCD phase diagram in the region of high baryon densities.



# Introduction



- Compressed Baryonic Matter (CBM) [1] is a fixed-target experiment built at FAIR accelerator complex in Darmstadt.
- Its aim is the analysis of nucleus collision at high energies, allowing exploration of the QCD phase diagram in the region of high baryon densities.
- The products of collisions will be recorded by multiple particle detectors: Micro Vertex Detector (MVD), Silicon Tracking System (STS), Ring Imaging Cherenkov Detector (RICH), Muon Chamber (MUCH), Transition Radiation Detector (TRD), Time of Flight Detector (TOF), Projectile Spectator Detector (PSD).



# Introduction




- Compressed Baryonic Matter (CBM) [1] is a fixed-target experiment built at FAIR accelerator complex in Darmstadt.
- Its aim is the analysis of nucleus collision at high energies, allowing exploration of the QCD phase diagram in the region of high baryon densities.
- The products of collisions will be recorded by multiple particle detectors: Micro Vertex Detector (MVD), Silicon Tracking System (STS), Ring Imaging Cherenkov Detector (RICH), Muon Chamber (MUCH), Transition Radiation Detector (TRD), Time of Flight Detector (TOF), Projectile Spectator Detector (PSD).
- The essential part of the experiment infrastructure is its readout chain, transmitting the data from the front-end electronics (FEE) to the computer center.

# Introduction



- Compressed Baryonic Matter (CBM) [1] is a fixed-target experiment built at FAIR accelerator complex in Darmstadt.
- Its aim is the analysis of nucleus collision at high energies, allowing exploration of the QCD phase diagram in the region of high baryon densities.
- The products of collisions will be recorded by multiple particle detectors: Micro Vertex Detector (MVD), Silicon Tracking System (STS), Ring Imaging Cherenkov Detector (RICH), Muon Chamber (MUCH), Transition Radiation Detector (TRD), Time of Flight Detector (TOF), Projectile Spectator Detector (PSD).
- The essential part of the experiment infrastructure is its readout chain, transmitting the data from the front-end electronics (FEE) to the computer center.
- Common Readout Interface (CRI) is the main component of the newly proposed architecture of the readout chain.

# Old DPB-based architecture of the readout chain



# Disadvantages of the old architecture




- There were two layers of complex FPGA-based boards:
  - DPB in the service building
  - FLIB in the computer center
- There was a need for a proprietary long-distance (~700 m) high speed (at least 10 Gb/s) optical link between DPB and FLIB.



# Disadvantages of the old architecture

- There were two layers of complex FPGA-based boards:
  - DPB in the service building
  - FLIB in the computer center
- There was a need for a proprietary long-distance (~700 m) high speed (at least 10 Gb/s) optical link between DPB and FLIB.
- New architecture was proposed
  - To reduce the costs by eliminating one layer of FPGA-based boards
  - To enable usage of the newest technologies available at the time when the system is built.

# New CRI-based architecture of the readout chain



# Requirements for the CRI board

- Sufficient (up to 24) number of multi-gigabit transceivers capable of communicating with the GBTX chip at 4.8 Gb/s.

# Requirements for the CRI board



- Sufficient (up to 24) number of multi-gigabit transceivers capable of communicating with the GBTX chip at 4.8 Gb/s.
- High-speed PCIe interface - either 16xGen3 or 8xGen4.

# Requirements for the CRI board



- Sufficient (up to 24) number of multi-gigabit transceivers capable of communicating with the GBTX chip at 4.8 Gb/s.
- High-speed PCIe interface - either 16xGen3 or 8xGen4.
- Availability of yet another multi-gigabit transceiver with the possibility to receive the Timing and Fast Control (TFC) signal transmitting the reference clock and synchronization signals (Pulse Per Second - PPS).

# Requirements for the CRI board



- Sufficient (up to 24) number of multi-gigabit transceivers capable of communicating with the GBTX chip at 4.8 Gb/s.
- High-speed PCIe interface - either 16xGen3 or 8xGen4.
- Availability of yet another multi-gigabit transceiver with the possibility to receive the Timing and Fast Control (TFC) signal transmitting the reference clock and synchronization signals (Pulse Per Second - PPS).
- Possibility to implement the jitter cleaner for the reference clock, and availability of the configurable clock network allowing routing the cleaned reference clock to the GBT multi-gigabit transceivers.

# HTG-Z920 as a CRI candidate



- Thorough analysis of CRI requirements was performed previously [2].
- Boards proposed by Xilinx [3, 4] - HTG-Z920 from HiTech Global based on UltraScale+ FPGA

# HTG-Z920 as a CRI candidate



- Thorough analysis of CRI requirements was performed previously [2].
- Boards proposed by Xilinx [3, 4] - HTG-Z920 from HiTech Global based on UltraScale+ FPGA
- Boards used by another experiments
  - PCIe40 used by LHCb [5] - uses Intel/Altera FPGAs, which requires porting of solutions based on Xilinx IP cores
  - FELIX used by ATLAS Upgrade [6] - the board used older Kintex Ultrascale FPGA XCKU115FLVF1924




## HTG-Z920 as a CRI candidate



- Thorough analysis of CRI requirements was performed previously [2].
- Boards proposed by Xilinx [3, 4] - HTG-Z920 from HiTech Global based on UltraScale+ FPGA
- Boards used by another experiments
  - PCIe40 used by LHCb [5] - uses Intel/Altera FPGAs, which requires porting of solutions based on Xilinx IP cores
  - FELIX used by ATLAS Upgrade [6] - the board used older Kintex Ultrascale FPGA XCKU115FLVF1924
- Initially HTG-Z920 [7] was selected as a CRI candidate.


# HTG-Z920 resources

- Zynq Ultrascale+ ZU19EG FPGA (MPSoC)



# HTG-Z920 resources

- Zynq Ultrascale+ ZU19EG FPGA (MPSoC)
- MGT resources
  - a PCIe x16 Gen3 Interface (using 16x GTH transceivers)
  - 16x GTY and 16x GTH transceivers that may be used as GBT link inputs.



# Clock recovery in HTG-Z920 board



- CRI must receive the reference clock from the TFC system


## Clock recovery in HTG-Z920 board



- CRI must receive the reference clock from the TFC system
- After jitter-cleaning, the received clock must be used to generate the reference clock for GBT links.

# Clock recovery in HTG-Z920 board

- CRI must receive the reference clock from the TFC system
- After jitter-cleaning, the received clock must be used to generate the reference clock for GBT links.
- HTG-Z920 is equipped with the Si5341 chip [8], that offers internal clock crosspoint enabling distribution of the same clock frequency to different quads.



# HTG-Z920 limitations



- Only 16 GTY transceivers connected to FMC+ connectors.
- 16 GTH transceivers connected to a Z-RAY connector (but currently available Z-RAY modules support only 12)

# HTG-Z920 limitations



- Only 16 GTY transceivers connected to FMC+ connectors.
- 16 GTH transceivers connected to a Z-RAY connector (but currently available Z-RAY modules support only 12)
- It is not clear, if we can combine links from different quads
- It is not clear, if the TFC link may share quad with the GBT links



## Possible link utilization

Possibility of quad sharing	TFC-GBT sharing possible	No	Yes	No	Yes
	CROB GBT links may be spread across quads	No	No	Yes	Yes
# of GBT links (# of CROB boards)	Only FMC+ module	9 (3)	12 (4)	12 (4)	15 (5)
	FMC+ and Z-RAY FireFly modules	18 (6)	21 (7)	24 (8)	27 (9)

## Possible modifications of HTG-Z920 board



- For additional price HiTech Global may prepare customized version of the HTG-Z920 board

## Possible modifications of HTG-Z920 board



- For additional price HiTech Global may prepare customized version of the HTG-Z920 board
- Vita 57.4 FMC+ and Z-RAY connectors may be replaced with 2 FireFly-TX and 2 FireFly-RX modules. That provides 24 GBT links via 12 GTH and 12 GTY transceivers.

## Possible modifications of HTG-Z920 board



- For additional price HiTech Global may prepare customized version of the HTG-Z920 board
- Vita 57.4 FMC+ and Z-RAY connectors may be replaced with 2 FireFly-TX and 2 FireFly-RX modules. That provides 24 GBT links via 12 GTH and 12 GTY transceivers.
- One of unused GTH transceivers may be connected to a standalone SFP cage for TFC connection.

## Possible modifications of HTG-Z920 board



- For additional price HiTech Global may prepare customized version of the HTG-Z920 board
- Vita 57.4 FMC+ and Z-RAY connectors may be replaced with 2 FireFly-TX and 2 FireFly-RX modules. That provides 24 GBT links via 12 GTH and 12 GTY transceivers.
- One of unused GTH transceivers may be connected to a standalone SFP cage for TFC connection.
- If there is enough free space, the unused 3 GTH and 4 GTY transceivers may be connected to QSFP+ cages.

## Possible modifications of HTG-Z920 board



- For additional price HiTech Global may prepare customized version of the HTG-Z920 board
- Vita 57.4 FMC+ and Z-RAY connectors may be replaced with 2 FireFly-TX and 2 FireFly-RX modules. That provides 24 GBT links via 12 GTH and 12 GTY transceivers.
- One of unused GTH transceivers may be connected to a standalone SFP cage for TFC connection.
- If there is enough free space, the unused 3 GTH and 4 GTY transceivers may be connected to QSFP+ cages.
- After such modifications the HTG-Z920 board should be usable as a CRI-18 or CRI-24 for the CBM experiment (depending on a possibility to spread GBT links between quads).

- To verify suitability of HTG-Z920 as a CRI prototype, the mock-up design based on the DPB firmware was created.

- To verify suitability of HTG-Z920 as a CRI prototype, the mock-up design based on the DPB firmware was created.
- Certain subsystems had to be modified or removed to enable implementation in the new US+ architecture
  - GBT-FPGA blocks were adjusted (bot not fully ported)
  - TFC receiver and IPbus subsystem were patched
  - FLIM module was replaced with PCIe based data concentrator



- To verify suitability of HTG-Z920 as a CRI prototype, the mock-up design based on the DPB firmware was created.
- Certain subsystems had to be modified or removed to enable implementation in the new US+ architecture
  - GBT-FPGA blocks were adjusted (bot not fully ported)
  - TFC receiver and IPbus subsystem were patched
  - FLIM module was replaced with PCIe based data concentrator
- After the above modifications synthesis and placement were possible

# Results of synthesis and placement



Resource	Available	Used	% used
CLB LUTs	522720	375553	71.85%
CLB Registers	1045440	397984	38.07%
Block RAM Tiles	984	574	58.33%
URAM	128	0	0%
DSP48E2	1968	864	43.90%
Global clock buffers	940	93	9.89%
MMCM	11	2	18.18%
GTHE4_CHANNEL	32	25	78.13%
GTYE4_CHANNEL	16	16	100%

# Conclusions



- From the technology point of view the HTG-Z920 seems to be a reasonable prototype for CRI.

# Conclusions



- From the technology point of view the HTG-Z920 seems to be a reasonable prototype for CRI.
- Initial analysis of functionalities offered by that board confirm that it fulfills requirements for the CRI.

# Conclusions



- From the technology point of view the HTG-Z920 seems to be a reasonable prototype for CRI.
- Initial analysis of functionalities offered by that board confirm that it fulfills requirements for the CRI.
- The maximum number of serviced GBT links may vary between 18 and 27, depending on implementation possibilities.

# Conclusions



- From the technology point of view the HTG-Z920 seems to be a reasonable prototype for CRI.
- Initial analysis of functionalities offered by that board confirm that it fulfills requirements for the CRI.
- The maximum number of serviced GBT links may vary between 18 and 27, depending on implementation possibilities.
- Previous experiences with Kintex 7 chips suggest that 24 GBT links should be available.

# Conclusions



- From the technology point of view the HTG-Z920 seems to be a reasonable prototype for CRI.
- Initial analysis of functionalities offered by that board confirm that it fulfills requirements for the CRI.
- The maximum number of serviced GBT links may vary between 18 and 27, depending on implementation possibilities.
- Previous experiences with Kintex 7 chips suggest that 24 GBT links should be available.
- Results of synthesis and placement of the mock-up design show that resource consumption for 24 GBT links the resource consumption is high but still acceptable.

# Conclusions

- From the technology point of view the HTG-Z920 seems to be a reasonable prototype for CRI.
- Initial analysis of functionalities offered by that board confirm that it fulfills requirements for the CRI.
- The maximum number of serviced GBT links may vary between 18 and 27, depending on implementation possibilities.
- Previous experiences with Kintex 7 chips suggest that 24 GBT links should be available.
- Results of synthesis and placement of the mock-up design show that resource consumption for 24 GBT links the resource consumption is high but still acceptable.
- A moderate modification is needed to convert HTG-Z920 into the final version of CRI-24.



# Conclusions

- From the technology point of view the HTG-Z920 seems to be a reasonable prototype for CRI.
- Initial analysis of functionalities offered by that board confirm that it fulfills requirements for the CRI.
- The maximum number of serviced GBT links may vary between 18 and 27, depending on implementation possibilities.
- Previous experiences with Kintex 7 chips suggest that 24 GBT links should be available.
- Results of synthesis and placement of the mock-up design show that resource consumption for 24 GBT links the resource consumption is high but still acceptable.
- A moderate modification is needed to convert HTG-Z920 into the final version of CRI-24.
- Further firmware development and testing are needed to confirm that acceptable parameters, especially those related to reference clock recovery and distribution are achievable.

# Conclusions

- From the technology point of view the HTG-Z920 seems to be a reasonable prototype for CRI.
- Initial analysis of functionalities offered by that board confirm that it fulfills requirements for the CRI.
- The maximum number of serviced GBT links may vary between 18 and 27, depending on implementation possibilities.
- Previous experiences with Kintex 7 chips suggest that 24 GBT links should be available.
- Results of synthesis and placement of the mock-up design show that resource consumption for 24 GBT links the resource consumption is high but still acceptable.
- A moderate modification is needed to convert HTG-Z920 into the final version of CRI-24.
- Further firmware development and testing are needed to confirm that acceptable parameters, especially those related to reference clock recovery and distribution are achievable.
- (From the last moment) It is still necessary to verify if HTG-Z920 is a better solution than the FELIX board from the cost point of view.

# Bibliography



- [1] CBM - The Compressed Baryonic Matter experiment.  
<http://www.fair-center.eu/for-users/experiments/cbm.html> .
- [2] Wojciech M. Zabolotny, Grzegorz H. Kasprowicz, Adrian P. Byszuk, David Emschermann, Marek Gumiński, Krzysztof T. Poźniak, and Ryszard Romaniuk.  
 Selection of hardware platform for CBM common readout interface.  
*Proc. SPIE*, 10445:1044549–1044549–8, 2017.
- [3] Xilinx.  
 Kintex UltraScale+ Boards, Kits, and Modules.  
<https://www.xilinx.com/products/boards-and-kits/device-family/nav-kintex-ultrascale-plus.html> .
- [4] Xilinx.  
 Zynq UltraScale+ MPSoC Boards, Kits, and Modules.  
<https://www.xilinx.com/products/boards-and-kits/device-family/nav-zynq-ultrascale-mpsoc.html> .
- [5] J.P. Cachemiche, P.Y. Duval, F. Hachon, R. Le Gac, and F. Réthoré.  
 The PCIe-based readout system for the LHCb experiment.  
*Journal of Instrumentation*, 11(02):P02013, 2016.
- [6] J. Anderson, K. Bauer, A. Borga, et al.  
 FELIX: a PCIe based high-throughput approach for interfacing front-end and trigger electronics in the ATLAS Upgrade framework.  
*Journal of Instrumentation*, 11(12):C12023, 2016.
- [7] HiTech Global.  
 HTG-Z920: Xilinx Zynq UltraScale+ MPSoC PCI Express Development Platform.  
[http://www.hitechglobal.com/Boards/MPSOC\\_UltraScale+.htm](http://www.hitechglobal.com/Boards/MPSOC_UltraScale+.htm) .
- [8] Silicon Labs.  
 Si5341/40 Rev D Data Sheet.  
<https://www.silabs.com/documents/public/data-sheets/Si5341-40-D-DataSheet.pdf>  