



STS-XYTER, a 128 channel readout ASIC for silicon strips


Krzysztof KASINSKI, Robert SZCZYGIEŁ, Rafał KŁECZEK, Piotr OTFINOWSKI, Weronika ZUBRZYCKA¹

kasinski@agh.edu.pl



AGH University of Science and Technology, Cracow, Poland

Adrian RODRIGUEZ-RODRIGUEZ, Joerg LEHNERT, Christian J. SCHMIDT²

GSI Helmholtzzentrum für Schwerionenforschung, Darmstadt, Germany





2018 FEE, Jouvence, Canada



Outline

- CBM Experiment, STS & MUCH detectors
- DAQ system
- STS/MUCH-XYTER2 ASIC
 - Analog part
 - Digital read-out (Data flow, Protocol & Interface)
- Measurement results
- Lessons learned
- Summary





under construction
in Darmstadt, Germany



The Compressed Baryonic Matter experiment at GSI/FAIR

Aim: Creation of the highest baryon densities in nucleus-nucleus collisions, exploration of the properties of the super-dense nuclear matter.

- up to 10 MHz interactions
- **self-triggering** front-end chip

STS: (Silicon Tracking System)
Track reconstruction
and momentum determination
of charged particles in 1T field,
8 detector stations
(30cm – 100 cm from target)

STS metrics:


>1 790 000 channels

>14 000 ASICs


1752 FEBs

600 ROB s

78 DPB s



Goal: exploration of the
QCD phase diagram
in the region of
very high baryon densities



STS system - overview



DIPOLE MAGNET


STS ISOLATION BOX

CORNER OF THE SINGLE STATION

COOLING STRUCTURE

double-sided, micro-strip, 1024 channels per side, 7.5° stereo angle, 58 μm pitch, lengths 20 - 120 mm, 300 μm thickness,

8 STS DETECTOR STATIONS




readout electronics located at the perimeter of the detector stations on FEB boards (8 chips/board).

mock-up demonstrator


FRONT-END BOARD

1024 channels

P=9-10W



C.J. Schmidt (GSI, Darmstadt, Germany)
L. Mik (AGH University, Cracow, Poland)



FEB (Front-end Board):




8 ASICs read-out single side of 1024 strip sensor
Rad-Hard LDOs (VECC India)
AC-coupling of SLVS e-links



AGH

LOW-VOLTAGE and HIGH-VOLTAGE POWERING SCHEME (SINGLE SENSOR)



STS Power & Readout



J. Lehnert ; W. F. J. Müller ; C. J. Schmidt;

The GBT-based readout concept for the silicon tracking system of the CBM experiment. [Proc. SPIE 9662, 96622S](https://doi.org/10.1117/1.3596225).

DAQ system




	STS	MUCH station 1,2	TOF	TRD
Technology	silicon strip	GEM	MRPC	TRD
Frontend ASIC	STS-XYTER2 128 channels AGH Cracow	MUCH-XYTER2 64 channels AGH Cracow	GET4 4 channels GSI	SPADIC 32 channels ZITI Univ. Heidelberg
Readout	1 to 5 E-Links (configurable) @320MHz	1 E-Link(compatible) @80 MHz	2 E-Links @320MHz	
Configuration, Slow Control, Fast Control	DL: dedicated E-Link shared by ASICs UL: all E-Links, shared with data	DL: control UL: control in data stream	DL: shared E-Link UL: single E-Link shared with data	
Clock	phase adjustable clock 160 MHz	external 160MHz clock (tbc)	phase adjustable clock@160 MHz	
Channels	1.8 million	249k	100k	245k
No. E-Links DL	1.800	1.944	25.000 ASIC Links	< 7.500
UL	20.000	7.776	25.000 ASIC Links	15.000
Versatile Links DL	600	216	<=625	240
UL	1.800	648	<=625	1.152




K. Kasinski, P. Koczon, S. Ayet, S. Loechner, C. J. Schmidt; *System-level Considerations of the Front-End Readout ASIC in the CBM Experiment from the Power Supply Perspective*. [JINST 2017](#).

J. Lehnert, A.P. Byszuk, D. Emschermann, K. Kasinski, W.F.J. Müller, C.J. Schmidt, R. Szczygiel, W.M. Zabolotny, GBT based readout in the CBM experiment, JINST 12 (2017) C02061.

Detector – readout ASICs assembly



Micro-cable tab-bonded to the ASIC



STS & MUCH requirements


Detector system	STS	MUCH
Sensor type	Silicon microstrip, double-sided, AC- coupled, stereo-angle 7° on n-side, 280 - 320 μm thickness	Gas electron multiplier, 3-foil, trapezoidal GEM sensors
Sensor lengths	2 cm, 4 cm, 6 cm, 12 cm	up to 50 pF up to 2 MHz (in central pads)
Microcable lengths	15 cm - 47 cm	
Expected total capacitance	4-50 pF	
Hit rate	250 kHz average	116 μm
Channel pitch	58 μm	< 10
Power consumption [mW/channel]	0-15 fC 4 fC typical	1-100 fC
Dynamic range	< 10 ns	
Time measurement accuracy	positive, negative	negative
Signal polarity	$\sim -10^\circ\text{C}$	$\sim 60^\circ\text{C}$
Operating temperature	up to 2 Mrad 20 kGy	
Irradiation expected		

higher gain (x6)
ESD not critical
all channels
(100% power)


lower gain (x1)
ESD critical
every 2nd channel
(50% power)

STS: Noise $\sim 1000\text{ e}^- \text{ rms}$

STS/MUCH-XYTER2 - overview



- 128 channels + 2 test channels
- charge sensitive amplifier (continuous+pulsed reset, switchable gains (STS/MUCH) + trim)
- 5-bit amplitude measurement (shaper slow + ADC)
- 14-bit timestamp measurement (shaper fast + leading edge discriminator)




128 channels - time (3.125 ns) & amplitude digitization (5-bit)


0-12 fC electrons & holes (STS)
 gain switching & trimming
 250 khit/s rate (pulsed reset)
 80-280 ns shaping time (slow path)
 time-walk corrected offline
 continuous-time ADC + peak det.
 P=8.5-10 mW/channel (incl. logic)

Back-end:

- control via synthesized reg & AFE DICE cells
- 9.41 – 47 Mhit/s/ASIC data BW
- dedicated protocol
- throttling, diagnostic features
- link loopback (multi-level)
- 64-bit e-fuse for traceability



STS/MUCH-XYTER2 ASIC



Sensor and cable models





metal (Al) strip

strip to metal strip


strip to strip

strip to bulk



Cross section and parasitic capacitances of double-sided detector

- array of strip-shaped, reverse-biased diodes on a common bulk;
- 1024 strips with 58 μm pitch;
- 7.5° stereo angle on each side;
- thickness - 300 μm ;
- lengths - 2, 4, 6 and 12 cm;
- AC coupled (the coupling capacitor formed with the metal strip deposited over a diffusion strip and an isolation layer);



Cross section and parasitic capacitances of ultra-light micro-cable assembly



- multi-line micro-cables;
- 128 thin aluminum trace lines;
- 116 μm pitch, 15 μm thickness
- signals' transfer between the sensors and front-end (FE) electronics and for the sensors biasing;
- insulating meshed spacer made from polyimide foil between the layers of cables in a bundle
- shielding of the stack with four micro-cable layers

Sensor and cable models




Sensor parameter	SENSOR		Cable parameter	Value
	FAB1	FAB2		
strip to strip C_{p-p} (p+)	0.36 pF/cm	0.43 pF/cm	trace material & dimensions	Al 35 $\mu\text{m} \times 14 \mu\text{m}$
strip to strip C_{p-p} (n+)	0.37 pF/cm	0.57 pF/cm	capacitance to same-layer neighbor $C_{2-2}=C_{1-1}=C_{5-5}$	
strip to metal strip C_{p-m}	10 pF/cm	18 pF/cm	capacitance to a neighbor on adjacent layer C_{1-2}	0.119 pF/cm
strip to bulk C_{p-b}	0.18 pF/cm	0.21 pF/cm	to ground plane C_{2-G}	0.139 pF/cm
metal (Al) strip R_{sm}	10.5 Ω/cm	10.5 Ω/cm	to ground plane C_{1-G}	0.38 pF/cm
strip R_{sp} (p+)	66 k Ω/cm	66 k Ω/cm	trace series resistance R_s (signal)	0.635 Ω/cm
strip R_{sp} (n+)	44 k Ω/cm	44 k Ω/cm	trace series resistance R_s (bias)	0.618 Ω/cm
Bias resistance R_{bias} (p-side)	500 k Ω/strip	450 k Ω/strip		
Bias resistance R_{bias} (n-side)	500 k Ω/strip	1700 k Ω/strip		
Sensor thickness	285 μm	320 μm		
Total strip capacitance				
p-side	1.02 pF/cm	1.74 pF/cm	Total cable capacitance	0.382 pF/cm
n-side	1.02 pF/cm	1.52 pF/cm		

optimized for best R & C combination (incl. yield)
lowest C (selection of dielectric)




Noise contributors


$$ENC^2 = ENC_i^2 + ENC_w^2 + ENC_{1/f}^2$$



voltage noise




current noise






Source	Typ. value	Used for calc.
R_{bias}	500 kΩ - 1.5 MΩ	1.5 MΩ
I_{det}	1 - 8 nA/cm	4 nA
I_{ESDn}	1 - 10 nA	9 nA
I_{ESDp}	1 - 10 nA	9 nA
R_{fb}	5 MΩ - 30 MΩ	20 MΩ
R_{Al}	10.5 Ω/cm	42 Ω
R_{cable}	0.635 Ω/cm	12.7 Ω
$R_{inter.}$	10 Ω - 25 Ω	15 Ω
$M_{1,th}$	Tech. dep.	$\alpha = 0.5, \gamma = 1, g_m = 0.044 \text{ A/V}$



STS/MUCH-XYTER2 ASIC




Input amplifier



- NMOS input
- typ. $I_D = 2\text{ mA}$
- $GBW = 9.1\text{ GHz}$




worst case $\Delta V = 20\text{ mV}$




0.014 mm^2



STS/MUCH-XYTER2 ASIC



Hit digitization mechanism




SELF-TRIGGERED MODE



Hits leave channel out of order depending on their amplitude.



STS/MUCH-XYTER2 ASIC



Back-end

Physical interface on FEB

- DOWNLINK: shared, multi-drop, AC-coupled 160 Mbps clock & data lines, SLVS (e-links of GBTx)
- UPLINK: individual, AC-coupled, 320 Mbps
- Dedicated protocol: STS-HCTSP (shown later)



test path 20 Mbps

to evaluate noise
introduced by digital part

control path

secure configuration

2.6 Mframes/s


data path 9.41 – 47 Mhit/s/ASIC

fast hit data streaming
ctr. requests ack.

No separate slow control interface.

AFE > Channel FIFO > Sorter > 5 output serializers

DATA FLOW



Pre-sorting based on timestamp <13:6>

Hit from any channel
can leave via any link


Diagnostic / throttling features:

- test hit generator (multi level, separate generator (rate & content control), channel triggering)
- counting of: event missed, channel FIFO almost full
- channel masking & data drop & FIFOs




		Downlink frame (60 bits after encoding)						
Frame type / bits	8b/10b block	8b/10b block		8b/10b block		8b/10b block	8b/10b block	8b/10b block
	1-8	9-12	13-16	17-18	19-24	25-32	33-40	41-48
GENERAL FRAME STRUCTURE								
<i>frame</i>	K 28.5 comma	Payload <33:30>	4-bit Sequence No.	Frame type	Payload <29:0>			
STS-SPECIFIC FRAME STRUCTURE								
<i>No_op</i>	K 28.5 comma	Chip Address (0x0_0x7, 0x15)	4-bit Sequence No.	0x0	Payload<14:9>	Payload<8:1>	Payload <0> CRC<14:8>	CRC<7:0>
<i>WRaddr</i>	K 28.5 comma	Chip Address (0x0_0x7, 0x15)	4-bit Sequence No.	0x1	Payload<14:9>	Payload<8:1>	Payload <0> CRC<14:8>	CRC<7:0>
<i>WRdata</i>	K 28.5 comma	Chip Address (0x0_0x7, 0x15)	4-bit Sequence No.	0x2	Payload<14:9>	Payload<8:1>	Payload <0> CRC<14:8>	CRC<7:0>
<i>RData</i>	K 28.5 comma	Chip Address (0x0_0x7, 0x15)	4-bit Sequence No.	0x3	Payload<14:9>	Payload<8:1>	Payload <0> CRC<14:8>	CRC<7:0>

- fully synchronous
- constant frame lengths
- 8b/10b encoding
- huffman encoding
- periodic sync frames (comma)
- lossless compression
- special synchronization method

(setting up GBTx delays)




Test setup



Inter-assembly testing with pogo-prober

Aim: check connectivity of ASIC – CABLE – SENSOR prior to wire-bonding onto PCB







Winway Tech. GmbH








pads are wire-bondable afterwards (multi-tier bonding of VDD)

additional set of pads
150x150, pitch 240 μ m





Bring chip into operation and quickly evaluate noise growth.
Tab-bonding can be reworked at this level.



Measured waveforms



Switchable Shaping Time



Time walk of comparator










Timestamp will be corrected based on 5-bit amplitude value.




Measured effective fast discriminator offset spread (128 channels)

s-curves








ADC response



Single channel





All channels




Lessons learned

- ESD protection structure leakage (vs. simulation).
- Rad-Hard Memory Cells SEU immunity.
- Input transistor current source reference decoupling.




CSA reset

after compensation







$F_{\max} \sim 600 \text{ kHz}$ Time (s)



Fast reset – ESD diode leakage

Simulated leakage: $I_{\text{leak_total}} = 1.3\text{nA}$,
 $I_{\text{leak_to_amplifier}} = 700\text{pA}$, @ $430\text{mV } V_{\text{pad}}$, 60°C .

.... and Reality :



Between 1 nA – 6 nA (and more)
 (approx. 8 times more than simulated)
 NMOS leaks 10* more than PMOS

Affects:



Noise, Feedback Resistor (speed & noise),
 Fast reset (speed)




For STS: no protection
 For MUCH: external ESD protection chip



AFE configuration memory



in-channel logic related to register access




3-state buffers (PMOS: 10um/180nm NMOS: 5um/180nm)







strong inverter (PMOS: 10um/180nm NMOS: 5um/180nm)

DICE used for AFE configuration memory layout-related SEU immunity




Observation: Better performance for 4-7 bits






Rys. 3.4. Plan maski komputera z wprowadzeniem zmian

Observation: Noise difference between even/odd channels




External capacitors for noise reduction





Input transistor current source reference noise is crucial for noise performance.

Separate control of input transistor currents in even/odd channels is needed (STS: all channels / MUCH: even channels only).

external cap
for odd





external cap
for even



The problem pops-up when DAC has low output resistance (comparable to series R aggregated on the line)

Solution: place external capacitor close to the DAC.

OR
Use in-channel R-C filtering.



Vertical bias lines.
Sum up to:
57 ohms and 75 ohms

Summary

- STS/MUCH-XYTER2 (or SMX2) ASIC was developed, fabricated and tested

- Long Si microstrip sensors & GEM read-out
- Self-triggered read-out
- Dedicated for STS/MUCH Detectors in the CBM experiment


- New version (SMX2.1)

- Submission -> june 2018
- High-volume production planned Q1 2018

- Caveats were presented:

- ESD leakage much different than simulation
- Negative effect on pused reset circuits
- Layout-related effects on DICE memory SEU immunity
- Importance of DAC noise filter placement when small R_{out}

Parameter Names	Value
	STS/MUCH-XYTER2 / SMX2
Process	180 nm CMOS MM/RF
Chip area	10.0 mm × 6.75 mm
Channel number	128 + 2 test
ADC bits	5
Input charge frequency	max. 500 kHz
Power Consumption:	
Uninitialized	0.6 – 1.2 W/chip
Initialized	1.023 W/chip @ $I_d=2$ mA
	8 mW/channel
Offset spread	1.12 mV rms / 0.015 fC rms
of fast channel	(after correction)
Offset spread	0.09 (before correction) [39]
of ADC [fC]	0.02 (after correction)
Gain	
Fast shaper (STS)	73 mV/fC
Slow shaper (STS)	32.7 mV/fC
Gain spread:	
Fast shaper	0.8 %
Slow shaper	0.5 % (after calibration)
ENC (Equivalent Noise Charge)	
Fast shaper	44 e ⁻ /pF + 583 e ⁻ rms
Slow shaper	27 e ⁻ /pF + 538 e ⁻ rms
Slow shaper peaking time [ns]	90 / 180 / 262 / 332
Yield	>91% (146 ASICs tested on PCBs)




Thank you for your attention

Microelectronics Team
Department of Measurement and Electronics,
AGH University, Cracow, Poland

Acknowledgements:

Warsaw University of Technology, Poland : W. Zabołotny, A. Byszuk, A. Wojeński, M. Gumiński
GSI, Darmstadt, Germany: M. Teklishyn, A. Lymanets, M. Dogan, A. Weiss, C. Simons, W. F. Müller

<http://www.kmet.agh.edu.pl/katedra-metrologii/zespoly-badawcze/asics/?lang=en>



List of STS/MUCH-XYTER related papers

- [GSI-2013-05499] Technical Design Report for the CBM Silicon Tracking System (STS), GSI, Darmstadt, 2013. <http://repository.gsi.de/record/54798>.
- [GSI-2015-02580] Technical Design Report for the CBM Muon Chambers, GSI, Darmstadt, (2015), <http://repository.gsi.de/record/161297>
- CBM Progress Report 2015, Darmstadt (2016).
- CBM Progress Report 2016, Darmstadt (2017).
- CBM Progress Report 2017, Darmstadt (2018).
- W. Zubrzycka, K. Kasinski, "Performance Evaluation of the Detector and Ultra-Light Micro-cable Assembly for Tracking Application in the CBM experiment", Proc. SPIE, vol 10445 (2017).
- K. Kasinski, R. Kleczek, C.J. Schmidt, Optimization of the microcable and detector parameters towards low noise in the STS readout system, in: Proc. SPIE - Int. Soc. Opt. Eng., 2015. doi:10.1117/12.2205699.
- K. Kasinski, R. Szczygiel, W. Zabolotny, J. Lehnert, C.J. Schmidt, W.F.J. Müller, A protocol for hit and control synchronous transfer for the front-end electronics at the {CBM} experiment, Nucl. Instruments Methods Phys. Res. Sect. A Accel. Spectrometers, Detect. Assoc. Equip. 835 (2016) 66–73. doi:http://dx.doi.org/10.1016/j.nima.2016.08.005.
- J. Lehnert, A.P. Byszuk, D. Emschermann, K. Kasinski, W.F.J. Müller, C.J. Schmidt, R. Szczygiel, W.M. Zabolotny, GBT based readout in the CBM experiment, J. Instrum. 12 (2017) C02061. <http://stacks.iop.org/1748-0221/12/i=02/a=C02061>.
- R. Kleczek, Analog front-end design of the STS/MUCH-XYTER2—full size prototype ASIC for the CBM experiment, J. Instrum. 12 (2017) C01053. <http://stacks.iop.org/1748-0221/12/i=01/a=C01053>.
- K. Kasinski, R. Szczygiel, W. Zabolotny, Back-end and interface implementation of the STS-XYTER2 prototype ASIC for the CBM experiment, J. Instrum. 11 (2016) C11018. <http://stacks.iop.org/1748-0221/11/i=11/a=C11018>.
- K. Kasinski, R. Kleczek, R. Szczygiel, Front-end readout electronics considerations for Silicon Tracking System and Muon Chamber, J. Instrum. 11 (2016). doi:10.1088/1748-0221/11/02/C02024.
- K. Kasinski, R. Kleczek, A flexible, low-noise charge-sensitive amplifier for particle tracking application, 2016 Mixdes - 23rd Int. Conf. Mix. Des. Integr. Circuits Syst., 2016: pp. 124–129. doi:10.1109/MIXDES.2016.7529715.
- Zubrzycka, W., & Kasinski, K. (2018). Leakage current-induced effects in the silicon microstrip and gas electron multiplier readout chain and their compensation method. *Journal of Instrumentation*, 13(4), T04003. Retrieved from <http://stacks.iop.org/1748-0221/13/i=04/a=T04003>
- P. Otfinowski, P. Grybos, R. Szczygiel, K. Kasinski, Offset correction system for 128-channel self-triggering readout chip with in-channel 5-bit energy measurement functionality, Nucl. Instruments Methods Phys. Res. Sect. A Accel. Spectrometers, Detect. Assoc. Equip. 780 (2015) 114–118. doi:http://dx.doi.org/10.1016/j.nima.2015.01.048.
- K. Kasinski, W. Zubrzycka, Test systems of the STS-XYTER2 ASIC: from wafer-level to in-system verification, Proc. SPIE. 10031 (2016) 100313N–100313N–10. doi:10.1117/12.2249137.
- W.M. Zabolotny, A.P. Byszuk, D. Emschermann, M. Gumiński, B. Juszczyk, K. Kasiński, G. Kasprowicz, J. Lehnert, W.F.J. Müller, K. Poźniak, R. Romaniuk, R. Szczygiel, Design of versatile ASIC and protocol tester for CBM readout system, J. Instrum. 12 (2017) C02060. <http://stacks.iop.org/1748-0221/12/i=02/a=C02060>.
- K. Kasinski, P. Koczon, S. Ayet, S. Löchner, C.J. Schmidt, System-level considerations for the front-end readout ASIC in the CBM experiment from the power supply perspective, J. Instrum. 12 (2017) C03023. <http://stacks.iop.org/1748-0221/12/i=03/a=C03023>.