



# Test Measurements with the Hit-Detection ASIC V2.00 for the APFEL Preamplifier

L. Capozza, H. Deppe, H. Flemming,  
**P. Grasemann**, O. Noll, P. Wieczorek


Helmholtz-Institut Mainz

PANDA Collaboration Meeting 18/1  
7. March 2018




- 1 Introduction & Motivation
- 2 The Data Readout Chain
- 3 Hit-Detection ASIC V2.0
- 4 Characterisation of the Hit-Detection ASIC V2.0
- 5 Summary and Outlook

# FAIR (Facility for Antiproton and Ion Research)




# Data Readout Chain: Sampling ADC Board

"Uppsala ADC Design":



- PWO-II: Lead tungstate scintillator
- APD: Avalanche Photodiode
- APFEL: Charge sensitive preamplifier
- FE: Feature Extraction
- DAQ: Data Acquisition


# Challenging Cable Guiding



[M. Moritz: Barrel slice assembly, PANDA CM, September 2017]

# Data Readout Chain: Possible Design


"Hit-Detection Design":



- PWO-II: Lead tungstate scintillator
- APD: Avalanche Photodiode
- APFEL: Charge sensitive preamplifier
- FE: Feature Extraction
- DAQ: Data Acquisition

# Hit-Detection ASIC V2.0

- Developed at GSI (H. Deppe, H. Flemming and P. Wiczorek)
- Hit-Detection ASIC V2.0 consists of
  - Analogue part (Buffer, Trigger, Memory, Integrator, Multiplexer)
  - Pipeline ADC (12 bit)
  - Digital part (Write and read out logic, Backend)
- Front End




[H. Deppe, H. Flemming, P. Wiczorek:  
The HitDetection ASIC - Version 2.00, 31.08.2016]

# Teststand with automated measurements

Measurements:


- ADC: Linear performance
- ADC: Dynamic performance
- Analog Memory
- Threshold Trigger



Hit-Detection ASIC




# ADC: Linear Performance




- Ramping DC voltage through ADC input range
- Retrieving the integral nonlinearity (INL)

# ADC: Linear Performance



INL = 2.26 LSB

# ADC: Dynamic Performance




- Different input frequencies, amplitudes & sampling rates
  - Retrieving the effective number of bits (ENOB):

$$ENOB = 0.5 \log_2(SINAD) - 0.5 \log_2(1.5) - \log_2(Ampl/FS)$$

(*SINAD*: Signal to Noise and Distortion;  
*Ampl*: Amplitude; *FS*: Full Scale)

# I: FFT-Method for obtaining ENOB


Number of samples:  $2^{12}$ ; input frequency: 3 kHz;  
 sampling rate: 529.1 kS/s; half amplitude




- **CPG**: Coherent Power Gain (influence of tapering function)
- **Scalloping Loss**: FFT sampling not appropriate
- **PG**: FFT Process Gain (Signal/Noise  $\propto N$ )
- **ENBW**: Equivalent Noise Bandwidth (influence of tapering function)

## II: Fit-Method for obtaining ENOB

Input frequency: 0.2 MHz; sampling rate: 1.96 MS/s; half amplitude




# ENOB Comparison



# It is not all roses

Input frequency: 3.3 MHz; sampling rate: 6.67 MS/s; half amplitude





# Summary and Outlook

- Teststand was set up including automatized measurements
- ADC has an INL of 2.26 LSB
- ADC has an ENOB of about 10
- ADC test board is beeing developed
  - Dynamic tests can be made with higher sampling rates
  - A feature extraction can be tested
- Limitations of current version were identified







End

Thanks for your attention!


# Effect of geometrical Layout




# Differential Nonlinearity



# Integral Nonlinearity




# Sampling Rate of 529 kS/s

ENOB Comparison with  $2^{12}$  Samples

# Sampling Rate of 529 kS/s

## ENOB Comparison with $2^{12}$ Samples



# ADC Dynamic

Two possibilities to obtain the Effective Number of bits (*ENOB*):

- Fit
- Fast Fourier Transformation (FFT)

$$y_{\text{Res}} = y_{\text{ADC}} - y_{\text{Fit}},$$

$$\sigma = \text{std}(y_{\text{Res}}),$$

$$S_N = 20 \log_{10} \left( \frac{\text{Ampl}}{\sigma} \right),$$

$$\text{SINAD} = 10^{S_N/10},$$


$$\text{ENOB} = 0.5 \log_2(\text{SINAD}) - 0.5 \log_2(1.5) - \log_2(\text{Ampl}/\text{FS}),$$

- |   |                                |
|---|--------------------------------|
| ■ <i>SINAD</i> : Signal to Noise and Distortion           | ■ $y_{\text{ADC}}$ : ADC value |
| ■ $y_{\text{Fit}}$ : $y_{\text{ADC}}$ corresponding value | ■ <i>Ampl</i> : Amplitude      |
| ■ $S_N$ : Signal-to-Noise                                 | ■ <i>FS</i> : Full Scale       |

# Analog Part

The analog part consists of 4 channels, each with

- Input buffer
- Threshold trigger
- Memory
- Integrator
- Multiplexer



[H. Deppe, H. Flemming, P. Wieczorek:  
The HitDetection ASIC - Version 2.00, 31.08.2016]