



AGH

Biasing Potentials Monitoring Circuit for Multichannel Radiation Imaging ASIC In-system Diagnostics

Weronika Zubrzycka, Krzysztof Kasiński


zubrzycka@agh.edu.pl, kasinski@agh.edu.pl



Department of Measurement and Electronics
AGH University of Science and Technology,
Av. Mickiewicza 30, 30-059 Cracow, Poland



MIXDES, Bydgoszcz, Poland
22.06.2017



Diamamentowy
Grant




AGH

Outline

Introduction :

- CBM Experiment, STS & MUCH detectors



Motivation

- Need for on-line monitoring & calibration
- Problems



Circuit Design:

- Internal monitoring circuit overview
- Simulations results
- Next steps


The CBM experiment at GSI

AGH



STS (*Silicon Tracking System*) detector

- tracking and momentum determination of the charged particles
- the interaction rate of 10 MHz
- 8 tracking stations in distances from 30 cm to 100 cm from the target
- 1T magnetic dipole field



MUCH (*Muon Chamber*)

- Gas Electron Multiplier detector
- 18 gaseous chambers
- 6 hadron absorber layers


Experiment aim: Creation of the highest baryon densities in nucleus-nucleus collisions, exploration of the properties of the super-dense nuclear matter.



The CBM experiment at GSI:STS (*Silicon Tracking System*) detector


AGH

readout electronics (STS-XYTER2 chips) at the perimeter of the detector stations on FEB boards (8 chips/board) + data concentrators (GBTx-based ROB boards)



The STS/MUCH-XYTER2:

- developed at AGH University Cracow
- 10 mm × 6.75 mm
- 128 readout channels + two test channels
- **each channel:**
 - Charge Sensitive Amplifier (CSA),
 - Polarity Selection Circuit (PSC),
 - fast and a slow pulse shaping amplifiers (shapers),
 - timing discriminator
 - 5-bit continuous-time, flash analog-to-digital converter (ADC)
- **digital back-end:** communication via application-specific protocol STS-HCTSP, logic for register access, data read-out, and streaming + some diagnostic features.



TID=2 Mrad during lifetime

STS metrics:

>1 790 000 channels


>14 000 ASICs

1752 FEBs

>20 reference voltages/ASIC

4420B of AFE configuration (16 global DACs + switches + in-channel ctrl)
multiple on-FEB power supply circuits


Need for monitoring of internal potentials



the root cause of the performance degradation

Tight area constraints for the Front-End Board (FEB)

- 101.5 mm × 30.6 mm FEB area,
- 8 10 mm × 6.75 mm ASICs,
- several low-noise application-specific low-dropout voltage regulators (LDO)
- power and communication interface connectors




Internal bias monitoring circuit – overview

A G H

remote measurement of important voltages inside the circuit during the experiment lifetime (10 years) and correction of the circuit's settings to restore the optimum performance in the harsh, irradiated environment and power supply fluctuation conditions


1-bit successive approximation register (SAR) ADC with the reference digital-to-analog converter (DAC) controlled from the higher-level circuit in the CBM DAQ system

- radiation-hardened by design
- operability across the wide range of supply voltages and extended operating temperature range (-20–85 °C)
- measurements of voltages close to supply rails
- circuit fully controlled by the register cells available within the ASICs address space







Three-stage comparator



AGH

- rail-to-rail operation (input stage)
- nominal gain: 595.70 $\mu\text{A/V}$
- gain vs. power supply voltage characteristics change due to power supply voltage fluctuations: 572 $\mu\text{A/V}^2$ falling down to 270 $\mu\text{A/V}$ for 1.2 V
- gain temperature drift: 1 $\mu\text{A/V}\cdot\text{K}$




Param.	Nominal conditions (DC=0.9 V, T=27 °C, $V_{dd}=1.8$ V)			
	Nominal value	Monte Carlo mismatch	Monte Carlo process	Corners
Gain ($\mu\text{A/V}$)	595.70	$\mu=592.96$ $\sigma=4.37$	$\mu=590.45$ $\sigma=13.91$	$\mu=592.55$ $\sigma=13.57$
BW (MHz)	12.85	12.82	11.90	12.80

hysteresis width:
 $\sim 4.43 \text{ mV}$
 $(W/L)_{14,15}=20/0.5$
 $(W/L)_{13,16}=22/0.5$

$$v_h \sim \frac{W_{14,15}}{L_{14,15}} - \frac{W_{13,16}}{L_{13,16}}$$

$$\frac{W_{14,15}}{L_{14,15}} + \frac{W_{13,16}}{L_{13,16}}$$



Additional gain + conversion of differential signals to the single-ended fast-edge signal



$$g_{m19,20} \cdot (r_{o20} || r_{o22})$$

Param.	Output amplifier			
	Nominal value	Monte Carlo mismatch	Monte Carlo process	Corners
Gain (V/V)	23.55	$\mu=22.94$ $\sigma=0.89$	$\mu=23.29$ $\sigma=0.36$	$\mu=23.90$ $\sigma=1.38$
BW (MHz)	16.64	16.67	16.68	16.14




AGH

Three-stage comparator




The delay degradation related to the applied voltage \rightarrow significant (exceeding 10 ns) for overdrive voltages below 100 mV
 single conversion step (register access): 2.76 μ s



input-referred noise is equal to 82.66 μ V_{RMS}

hysteresis \downarrow
 ~2.34 mV/V
 delay \uparrow ~30 ns/V
 (power supply drop 1.8 V -1.3 V)






Power supply voltages greater than ~ 1.1 V – no severe performance degradation (nominal 1.8 V)

Param.	Nominal conditions (DC=0.9 V, T=27 °C, V _{dd} =1.8V)			
	Nominal value	Monte-Carlo mismatch	Monte-Carlo process	Corners
Hysteresis (mV)	4.43	$\mu=3.46$ $\sigma=3.07$	$\mu=4.07$ $\sigma=1.02$	$\mu=4.29$ $\sigma=1.01$
Offset (mV)	0 (42.08 fV)	$\mu\approx0$ (43.31 uV) $\sigma=3.85$	$\mu\approx0$ (50nV) $\sigma\approx0$ (364.58nV)	$\mu\approx0$ (25uV) $\sigma\approx0$ (70.71uV)
Delay (ns)	36.5	$\mu=35.30$ $\sigma=10.28$	$\mu=36.12$ $\sigma=3.09$	$\mu=37.01$ $\sigma=3.20$




AGH

Threshold potentials DAC



-> absolute change of the output voltage $\approx 8 \mu\text{V}$ in the case of resistors doublet compared to $\approx 250 \mu\text{V}$ and $\approx 2 \text{ mV}$ in case of using non-compensated resistors

The output current from the summing node \rightarrow the output voltage via **temperature-compensated** set of resistors connected in series (the resistor pairs with opposite first-order temperature coefficients (TC))




18 kΩ in conjunction with 90 μA of output current from DAC \rightarrow 0-1.6 V and LSB equal to 6.27 mV




AGH

Threshold potentials DAC




DAC internal circuits impact



gain error (for voltages below 1.4 V) ->
the band-gap reference circuit impact


DAC's noise contribution to
the entire monitoring circuit's
noise: **318.57 μ V_{RMS}** at the
comparator input

monotonicity holds for
the various supply
voltages



band-gap reference current
starts to drop (below
approximately 1.4 V)


the INL \leq 2% of the full-scale
(nominal conditions)







AGH

Analog 8:1 multiplexer




the **decoder**
function: 3
complementary
control lines are
needed

- individual control of the input MUX lines,
- scanning - maximum rate of 45 kHz, as a result of 8 successive approximation steps via regular register access through the STS-HCTSP protocol (22 μ s in total),
- 8 inputs -> possibility of scaling towards larger number of input channels,
- one of the inputs -> external potential for calibration of the whole monitoring circuit






Layout of the diagnostic circuit




AGH



- area of $660 \times 208 \mu\text{m}^2$,
- enclosed-layout transistors (ELT) for NMOS devices,
- all transistors are equipped with individual guard rings,
- the first and second stage of comparator -> **symmetric** layout for improved matching,
- PCAP-type decoupling capacitors close to the stages generating fast edges.

Control: three 8-bit memory cells based on dual-interlocked cells for improved single-event upset (SEU) immunity.

Comparator delay vs. overdrive voltage-schematic and post-layout simulation






Summary and future works

AGH

Internal potentials monitoring circuit design:

- 1-bit SAR ADC with the reference DAC controlled from the higher-level circuit in the CBM DAQ system,
 - measurements of **multiple biasing** potentials **close to the supply rails** inside the ASIC, without the necessity of diagnostic pads placement,
 - individual control of the 8 input MUX lines,
 - setting threshold potentials in a wide range (**0-1.6 V**) with **6.27 mV steps**,
 - potentials' scanning at a maximum rate of **45 kHz** (8 successive approximation steps) via regular register access through the dedicated protocol -> single conversion step: **< 3 μ s**,
 - proper work within extended range of power supply voltage (~ 1 V, by 1.8 V nominal supply) and extended operating temperature range (**-20–85 °C**),
 - radiation-hardened layout.
-
- Presented circuit will become a part of the new revision of the **STS/MUCH-XYTER2.1** ASIC planned for tape-out in Q4 2017
 - Next steps: improvement of band-gap reference circuit.

1. J. Heuser, W. Müller, V. Pugatch, P. Senger, C.J. Schmidt, C. Sturm, U. Frankenfeld, eds., [GSI Report 2013-4] Technical Design Report for the CBM Silicon Tracking System (STS), GSI, Darmstadt, 2013. <http://repository.gsi.de/record/54798>.
2. S. Chattopadhyay, Y.P. Viyogi, P. Senger, W.F.J. Müller, C.J. Schmidt, eds., Technical Design Report for the CBM: Muon Chambers (MuCh), GSI, Darmstadt, 2015. <http://repository.gsi.de/record/161297>.
3. K. Kasinski, R. Kleczek, R. Szczęgiel, Front-end readout electronics considerations for Silicon Tracking System and Muon Chamber, *J. Instrum.* 11 (2016). doi:10.1088/1748-0221/11/02/C02024.
4. K. Kasinski, R. Szczęgiel, W. Zubrzycka, R. Kleczek, P. Otfinowski, "STS/MUCH-XYTER2 ASIC manual," unpublished.
5. K. Kasinski, R. Szczęgiel, W. Zabolotny, Back-end and interface implementation of the STS-XYTER2 prototype ASIC for the CBM experiment, *J. Instrum.* 11 (2016) C11018. <http://stacks.iop.org/1748-0221/11/i=11/a=C11018>.
6. K. Kasinski, R. Szczęgiel, W. Zabolotny, J. Lehnert, C.J. Schmidt, W.F.J. Müller, A protocol for hit and control synchronous transfer for the front-end electronics at the CBM experiment, *Nucl. Instruments Methods Phys. Res. Sect. A Accel. Spectrometers, Detect. Assoc. Equip.* 835 (2016). doi:10.1016/j.nima.2016.08.005.
7. J. Lehnert, A.P. Byszuk, D. Emschermann, K. Kasinski, W.F.J. Müller, C.J. Schmidt, R. Szczęgiel, W.M. Zabolotny, GBT based readout in the CBM experiment, *J. Instrum.* 12 (2017) C02061. <http://stacks.iop.org/1748-0221/12/i=02/a=C02061>.
8. K. Kasinski, W. Zubrzycka, Test systems of the STS-XYTER2 ASIC: from wafer-level to in-system verification, *Proc. SPIE* 10031 (2016) 100313N–100313N-10. doi:10.1117/12.2249137.
9. C. J. Schmidt, et al., FEB-8 for CBM-STS, Workshop on testing and evaluation results of CBM related ASIC developments, 19-21 February 2017, Darjeeling, India, unpublished.
10. H. S. Jattana, D. Sehgal, et al., The SCL-LDO, Workshop on testing and evaluation results of CBM related ASIC developments, 19-21 February 2017, Darjeeling, India, unpublished.
11. K. Kasinski, P. Koczon, S. Ayet, S. Loechner, C. J. Schmidt, System-level Considerations for the Front-End Readout ASIC in the CBM Experiment from the Power Supply Perspective, *JINST Journal of Instrumentation*, 2017 (In Press).
12. F. Faccio, G. Cervelli, Radiation-induced edge effects in deep submicron CMOS transistors, *IEEE Trans. Nucl. Sci.* 52 (2005) 2413–2420. doi:10.1109/TNS.2005.860698.
13. G. Anelli, M. Campbell, M. Delmastro, F. Faccio, S. Floria, A. Giraldo, E. Heijne, P. Jarron, K. Kloukinas, A. Marchioro, P. Moreira, W. Snoeys, Radiation tolerant VLSI circuits in standard deep submicron CMOS technologies for the LHC experiments: practical design aspects, *IEEE Trans. Nucl. Sci.* 46 (1999) 1690–1696. doi:10.1109/23.819140.
14. R. J. Baker, "CMOS Circuit Design, Layout, and Simulation, 3rd Edition," IEEE Press Series on Microelectronic Systems, 2010.
15. W. M. C. Sansen, "Analog Design Essentials", Springer, 2006.
16. R. Kleczek, P. Grybos, Low voltage area efficient current-mode CMOS bandgap reference in deep submicron technology, in: 2014 Proc. 21st Int. Conf. Mix. Des. Integr. Circuits Syst., 2014: pp. 247–251. doi:10.1109/MIXDES.2014.6872194.
17. A. Rodriguez-Rodriguez, J. Lehnert, "Report on beamtime experience Feb. 2017", Workshop on testing and evaluation results of CBM related ASIC developments, 19-21 February 2017, Darjeeling, India, unpublished.



Thank you for your attention.

More on STS/MUCH-XYTER2 ASIC: [K. Kasiński, W. Zubrzycka, R. Szczęgiel, "Microstrip and Gas Electron Multiplier Readout ASIC for Physics Experiment at FAIR"](#), this conference, June 23rd (Friday), 11:15 (Room A)