

Microstrip and Gas Electron Multiplier Readout ASIC for Physics Experiment at FAIR

AKADEMIA GÓRNICZO-HUTNICZA IM. STANISŁAWA STASZICA W KRAKOWIE AGH UNIVERSITY OF SCIENCE AND TECHNOLOGY 

Outline

- Introduction CBM Experiment, STS & MUCH detectors
- STS/MUCH-XYTER2 ASIC
 - Front-End, Data flow, Protocol & Interface
 - Test system
- Measurement results
- Summary

AGH







Compressed Baryonic Matter Experiment





Goal: exploration of the QCD phase diagram in the region of very high baryon densities

- up to 10 MHz interactions
- **self-triggering** front-end chip
- radiation doses

STS: track reconstruction and momentum determination of charged particles in 1T field, 8 detector stations (30cm – 100 cm from target)





STS system - overview



CORNER OF THE SINGLE STATION

COOLING STRUCTURE



readout electronics located at the perimeter of the detector stations on FEB boards (8 chips/board).



double-sided, micro-strip, 1024 channels per side, 7.5° stereo angle, 58 µm pitch, lengths 20 - 120 mm, 300 μ m thickness,

mock-up demonstrator

J. Heuser, et al., GSI Report 2013-4 Technical Design Report for the CBM Silicon Tracking System (STS), GSI, Darmstadt, 2013.



The GBT-based readout concept for the silicon tracking system of the CBM experiment. Proc. SPIE 9662, 96622S.

K. Kasinski, P. Koczon, S. Ayet, S. Loechner, C. J. Schmidt;

System-level Considerations of the Front-End Readout ASIC in the CBM Experiment from the Power Supply Perspective. Journal of Instrumentation 2017.

5

www.agh.edu.pl



UMC 180 nm CMOS Engineering Run 2016 shared between other CBM chips Thinning & stealth laser dicing 10 mm x 6.8 mm die size, 288 pads 128 channels + 2 diagnostic channels, Power: 1.1 – 1.3 W/chip 4420 bits of AFE configuration

communi

54400 gates (after triplication), 12600 flops

Evolution of the STS-XYTER prototype

New CSA & reset circuits Enhanced layout & schematics New back-end Dedicated protocol







STS-XYTER2

SHslow

128 channels

time (3.125 ns) & amplitude digitization (5-bit)

PSC

CSA

SHfast

0-12 fC electrons & holes (STS) gain switching & trimming 250 khit/s rate (pulsed reset) 80-280 ns shaping time (slow path) time-walk corrected offline continuous-time ADC + peak det. P=8.5-10 mW/channel (incl. logic)

Back-end:

Comparator

- control via synthesized reg & AFE DICE cells
- 9.41 47 Mhit/s/ASIC data BW

ADC

- throttling, diagnostic features
- link loopback (multi-level)
- 64-bit e-fuse for traceability



AFE Channel Layout





Diagnostic / throttling features:

- test hit generator (multi level, separate generator (rate & content control), channel triggering)
- counting of: event missed, channel FIFO almost full
- channel masking & data drop & FIFOs

Physical interface on FEB

- shared, multi-drop, AC-coupled 160 Mbps clock & data lines (downlink)
- individual, AC-coupled, 320 Mbps (uplink)
- STS-HCTSP Protocol: fully synchronous, 8b/10b encoding, optimized for STS application, novel link synchronization technique, lossless data compression



A protocol for hit and control synchronous transfer for the front-end electronics at the CBM experiment, NIM A 835 (2016) 66-73.



modules

detector

AGH



Test results:

- Smoke test: O.K.
- STS-HCTSP Protocol: O.K.
- HW chip addressing: O.K.
- synthesized registers access: O.K.
- DICE AFE registers access: O.K.
- Test hit generator: O.K.
- TS_MSB frame generation O.K.









Measured at the buffered outputs of test channels

Measured effective discriminator offset spread (128 channels)







Good matching with simulations.

Low offset spread after trimming.

DETECTOR Cc1 FRONT-END DETECTOR Cc2 tooles t tooles t



No visible trends across the channels:

- No problematic DC voltage drop on power lines
- No visible problems with biasing





SEU immunity of the configuration memories





www.agh.edu.pl 17

W. Zubrzycka, K. Kasinski, Noise Evaluation of the Silicon Tracking System and Muon Chamber Front-End Electronics, Proc. SPIE 2017.

Summary

- STS/MUCH-XYTER2 ASIC was developed and fabricated
- Chip is an evolution of STS-XYTER full-size prototype with major improvements
 - Optimized for silicon microstrip-based STS detector sensor – microcable – ASIC – power co-design
 - Readout option for MUCH GEM sensors
- More, extensive tests are currently in progress
 - tests with GEMs @ VECC, India

AGH

- characterization @ GSI, Darmstadt, Germany
- beam test @ COSY, Juelich, Germany
- High-volume production planned 2017/2018

Thank you for your attention

Krzysztof KASINSKI, Weronika ZUBRZYCKA, Robert SZCZYGIEŁ

K. Kasinski, R. Szczygiel, et al., JINST 2016 vol. 11
K. Kasinski, R. Kleczek, R. Szczygiel, JINST 2016 vol. 11.
K. Kasinski, R. Szczygiel, W. Zabolotny, JINST 2016 vol. 11.
K. Kasinski, R. Szczygiel, et al., NIM A (2016).
K. Kasinski, W. Zubrzycka, Proc. SPIE (2016).
K. Kasinski, R. Kleczek, Proc. MIXDES (2016).
K. Kasinski, at al., JINST 2017 vol. 12.
W. Zubrzycka, K. Kasinski, Proc. SPIE (2017).

Common effort of: **AGH, Kraków:** P. Otfinowski, R. Kleczek **GSI, Darmstadt:** J. Lehnert, A. Rodriguez, C. J. Schmidt, W. F. J. Mueller, P. Koczon, C. Simons et al., **WUT, Warsaw:** W. Zabolotny, G. Kasprowicz, A. Byszuk and others





http://www.kmet.agh.edu.pl/katedra-metrologii/zespoly-badawcze/asics/?lang=en





