


# The Common GBTX Based Prototype Readout Board for CBM

Jörg Lehnert, GSI Helmholtzzentrum für Schwerionenforschung GmbH, Darmstadt


Dirk Gottschalk, Physikalisches Institut, Universität Heidelberg

for the CBM Collaboration

HK 27.93



## The Compressed Baryonic Matter (CBM) experiment at FAIR




### Physics aim

- Exploration of the QCD phase diagram at high net baryon densities and moderate temperatures at FAIR SIS100:
  - $2\div 11$  GeV/nucleon /  $\sqrt{s_{NN}} = 2.7\div 4.9$  GeV,
  - protons up to 29 GeV

### Challenges


- $10^5 - 10^7$  Au+Au reactions/sec
- determination of displaced vertices ( $\sigma \approx 50 \mu\text{m}$ )
- fast and radiation hard detectors
- self triggering frontend electronics
- free-streaming readout system
- high speed data acquisition and high performance computer farm for online event selection
- 4-D event reconstruction

## The CBM Readout Scheme



## CERN GBT and Versatile Link Components

### GBTX and Versatile Link Concept




Two CERN projects to provide radiation hard On-Detector Electronics:  
**GBTX ASIC** – GigaBit Transceiver  
**GBT-SCA ASIC** - Slow Control Adapter  
**VTRX/VTTX** – Versatile Link Transceiver and Twin Transmitter  
**GBT IP**: e.g. FPGA implementation of GBT transceiver, SLVS receiver, driver, e-Link port adapter,

GBTX ASIC




VTRX optical module



### GBTX

- **3.2 Gbps** user bandwidth (GBT frame mode)
- 80 bit payload per GBT frame at  $f_{LHC} = 40.0798$  MHz
- **40/20/10** differential electrical frontend links (SLVS “E-Links”) at **80/160/320 Mbps** each
  - IN/OUT/CLK
- Uplink: alternative frame mode (widebus) without **forward error correction (FEC)**
  - payload: 112bit/widebus frame  $\rightarrow$  **4.48 Gbps**
- **phase adjustable user clocks**:
  - 320/160/80/40 MHz; 50ps phase adjustment

GBTX block diagram



## CBM Common Readout Board Concept & Features

**Common CBM prototype Readout Board (CROB)**  
for prototyping of all GBT based readout chains in CBM

**Full GBTx, SCA and Versatile Link functionality**  
required for readout and control of all participating subsystems

### 3 GBTx ASICs

connect up to 40 frontend ASICs at 320 Mbps:  
hit readout, control responses  
6 x CLK and downlink for control  
alt: 24 x bidirectional link at 80Mbps (single GBTx)

1 Optical Transceiver (**VTRx**) and

1 Twin Transmitter (**VTTx**)

3 optical uplinks each at 4.48 Gbps

1 optical downlink at 3.2 Gbps for control


1 GBT **SCA**

I2C interface for control of slave GBTx

additional multi purpose SCA functionality

**FMC connectors with frontend connectivity**


$\rightarrow$  flexible connection of various FEE prototypes  
each system develops new or reuses existing FMC mezzanine board as FEE interface  
**FMC0** – sufficient for STS, MUCH, TRD  
subset of downlinks, clocks; all 320MHz E-Up-Links  
small subset of SCA functionality  
**FMC1** - additional 80MHz E-Links (TOF); more SCA



Misc features:

- Optional I2C configuration, compatible with CERN USBtoI2C dongle
- various external configuration settings
- Device test features available
- “slow control” connector with resets, link status (RxRdy, TxRdy’s, TxDataValid), power control (FEAST enable, power good)
- Powering: 2 FEAST\_MP (1.5V and 2.5/3.3V)


## CROB Design




### Features and Status

- Design ready (D. Gottschalk, PI Heidelberg)
  - schematics and layout done
  - final review ongoing
- Features
  - 12 layer
  - 100um/125um
- Production
  - submit PCB in next few weeks
  - assembly of first prototypes at GSI EE
- 40.000MHz CBM-GBTX available for assembly
- Initial boards
  - functional testing
  - Preparation of eTOF setup

### Top Layer and major components



### Inner signal layers



## From CROB to Detector Specific ROB

### Modifications for System ROB


- FMC  $\rightarrow$  system specific FE connectors
  - Reduced PCB space
- required subset of E-Links
  - 24 SLVS pairs instead of 64 for most systems
  - simplified GBTx layout
- required subset of GBTx
  - Identical for STS, MUCH, TRD ROB-3
  - Only master GBTx for TOF
  - Add 2xGBTx+VTTx for TRD-ROB-5
- Remove misc. test and configuration functionality

### Example: STS-ROB


**Space**  
ROB size: approx. 83mm between side cooling plates of adjacent units

**Cooling**  
sensors operated at  $\leq -5^\circ$  Celsius

**Powering Scheme**  
FEBs operated at individual sensor bias potentials  
 $\rightarrow$  AC coupling of FEB-ROB e-links



Sketch of STS-ROB



## Acknowledgements:

W. Zabolotny and team (WUT) – GBT-FPGA based firmware backend  
J. Fruehauf (GSI) – Review for TOF applications  
GBT support team (CERN) – S. Baron, P. Leitao – various support

## References:

- K. Wyllie et al., *A Gigabit Transceiver for Data Transmission in Future High Energy Physics Experiments, Phys. Procedia* **37** (2012) 1561.
- F. Vasey et al., *The Versatile Link common project: feasibility report*, 2012 *JINST* **7** C01075.
- <https://espace.cern.ch/GBT-Project/> (with CERN login)
- J. Lehnert et al., *GBT based readout in the CBM experiment*, proceedings of TWEPP 2016, *JINST*