The CBM First-level Event Selector (FLES) Overview and Status

Jan de Cuveland

cuveland@compeng.uni-frankfurt.de

Prof. Dr. Volker Lindenstruth FIAS Frankfurt Institute for Advanced Studies Goethe-Universität Frankfurt am Main, Germany



SPONSORED BY THE



Federal Ministry of Education and Research



DPG Spring Meeting 2017, Session HK 15

2017-03-28 in Münster, Germany





The CBM Experiment at FAIR



Jan de Cuveland – The CBM First-level Event Selector – DPG Spring Meeting 2017 – Münster, Germany, 2017-03-28

- Fixed target heavy ion experiment
- Under construction (time) frame similar to LHC Run3)
- Physics goal: exploration of the QCD phase diagram at highest baryon densities and moderate temperatures
- $E_{kin} = 2.0 35 \text{ A GeV}$ $\sqrt{s_{NN}} = 2.7 - 8.3 \text{ GeV}$
- $10^5 10^7$ Hz interaction rates
- Modular detector setup







CBM Challenges



- Extreme reaction rates up to **10 MHz**
- Up to 1000 charged tracks in aperture
- Hit densities up to 1/mm²
- High-precision vertex reconstruction
- Identification of leptons and hadrons

• No conventional trigger architecture possible

→ Self-triggering readout electronics

Full online event reconstruction needed \bullet

 \rightarrow Event selection exclusively done in a highperformance computing cluster



FAIR Data Center "Green IT Cube"

• Outline

- 768 water-cooled racks in 3-D architecture
- 1 floor reserved for CBM
- Location of CBM FLES
 - Cost-efficient infrastructure sharing
 - Maximum CBM online computing power only needed in a fraction of time

 \rightarrow combine and share computing resources

• Fiber lengths to experiment site approx. 700 m







CBM Readout Structure



CBM Online Computing



Detector Front-ends

- Autonomous hit detection and **zero**suppression
- Associate **time stamp** with each hit, aggregate data

Data Processing Board (DPB)

- Local data **preprocessing**: Feature extraction, time sort messages, data reformatting, merging input streams
- Convert to **global time**

FLES Interface Board (FLIB)

• Time indexing and buffering of microslices

FLES Nodes

- Calibration and global feature extraction
- **Tracking in 4 dimensions** (including time)
- Full reconstruction, associate hits with events
- Identification of leptons and hadrons
- High-precision vertex reconstruction
- Event selection



First-level Event Selector (FLES) Architecture

• FLES is designed as an HPC cluster

- Commodity PC hardware
- GPGPU accelerators
- Custom input interface
- Total input data rate >1 TB/s
- InfiniBand network for timeslice building
 - RDMA data transfer, very convenient for timeslice building.
- Flat structure w/o dedicated input nodes Inputs are distributed over the cluster
 - Makes use of full-duplex bidirectional InfiniBand bandwidth
 - Input data is concise, no need for processing before timeslice building
- Decision on actual commodity hardware components as late as possible
 - First phase: full input connectivity, but limited processing and networking





Alternative DAQ/FLES Architecture – Under Consideration



- Combine DPB and FLIB to single FPGA board

Jan de Cuveland – The CBM First-level Event Selector – DPG Spring Meeting 2017 – Münster, Germany, 2017-03-28



FLES Timeslice Building



- Need global data intervals for efficient event reconstruction and selection
- But: data input to FLES is distributed across hundreds of input nodes (IN)
- Conventional event building not applicable due to free-running detectors
- Timeslice building: **combine matching time intervals** from all input links to one "timeslice" (processing interval) on one particular compute node (CN)
- Distribute different processing intervals to different compute nodes

Overlapping Timeslices

- Each timeslice is analyzed independently
- Probability for events across timeslice borders
- Allow limited timing calibration in front-end
- Solution: duplicate data in overlap region and associate with both timeslices
- Use COG in time to avoid duplicate event detection



Microslice-based Timeslice Building



• Introduce microslice containers

- Constant in experiment time
- Variable in data size
- Built by detector-specific DPB design
- Enable timeslice building

Subsequent microslices get combined to one timeslice

- Allows timeslice overlap
- Allows subaddressing for two-staged timeslice building
- Example: each microslice $\sim 10 \ \mu s$ in experiment-time

Benefits

- Efficient, data agnostic data management
- Decouples FLES data management and detector data format
- Full time-indexed data access for analysis tasks
- Allows zero copy timeslice building



FLES Data Management Framework

- RDMA-based timeslice building (flesnet)
- Works in close conjunction with FLIB hardware design
- Paradigms:
 - Do not copy data in memory
 - Maximize throughput
- Based on microslices, configurable overlap
- Delivers fully built timeslice to reconstruction code



- - C++, Boost, IB verbs
- Measured flesnet timeslice building (8+8 nodes, including ring buffer synchronization, overlapping timeslices):
 - ~5 GByte/s throughput per node



Prototype implementation available

• Prototype software successfully used in several CBM beam tests



FLES Input Interface

FPGA-based PCIe board: FLIB

- Consumes microslices received from DPBs
- Prepares and indexes microslices for timeslice building
- Transfers microslices and index data to PC memory
- Custom PCIe DMA interface
- Optimized data scheme for zero-copy timeslice building
- Common HDL interface module in front-end

• Status

- Complete design available, implemented on HTG-K7 development board
- Combined FLIB and DPB functionalities for beam test usage available
- Successfully used in numerous setups \bullet (including CERN SPS beam test in 2016)



Measured FLIB PCIe throughput







FLES Input Data Path



- Full offload DMA engine
- Transmit microslices via PCIe/DMA directly to userspace buffers
 - Buffer placed in Posix shared memory, can be registered in parallel for InfiniBand RDMA
- Pair of ring buffers for each link
 - Data buffer for microslice data content
 - Descriptor buffer for index table and microslice meta data

Jan de Cuveland – The CBM First-level Event Selector – DPG Spring Meeting 2017 – Münster, Germany, 2017-03-28



Microslice

- Timeslice substructure
- Constant in experiment time
- Allow overlapping timeslices



RDMA Timeslice Building



- Two pairs of ring buffers for each input link
 - Second buffer: index table to variable-sized data in first buffer
- Copy contiguous block of microslices via RDMA (exception: borders)
- Lazy update of buffer status between nodes, reduce transaction rate



Interface to Online Reconstruction Code



Timeslice

- Two-dimensional indexed access to microslices
- Overlap according to detector time precision
- Interface to online reconstruction software



- Basic idea: For each timeslice, an instance of the reconstruction code...
 - ... is given direct **indexed access** to all corresponding data
 - ... uses **detector-specific** code to understand the **contents** of the microslices
 - ...applies **adjustments** (fine calibration) to detector time stamps if necessary
 - ...finds, **reconstructs and analyzes** the contained events

• Timeslice data management concept

- Timeslice is self-contained
- Calibration and configuration data distributed to all nodes
- No network communication required during reconstruction and analysis





Online Event Selection

 Full online event reconstruction prior to selection



- High-throughput, up to 10⁷ events/s
- No event separation by previous trigger
- Overlapping events
- Reconstruction in 4-D (including time)
- Same code in online and offline analysis
- Extensive use of vectorization (SIMD) and many-core architectures (e.g., GPU)

Jan de Cuveland – The CBM First-level Event Selector – DPG Spring Meeting 2017 – Münster, Germany, 2017-03-28

Massive parallelization

- Many independent processing nodes
- Multiple timeslices \bullet simultaneously per node
- Multi-threaded, vectorized reconstruction code



Modular Timeslice Building Implementation





lan de Cuveland – The CBM First-level Event Selector – DPG Spring Meeting 2017 – Münster, Germany, 2017-03-28

- FLES design principle: Work towards final system
 - Create software with the **large setup** in mind
 - Then adapt for **small test setups**
- Data transport software divided into modules
 - Can **select** different **transport** (networking) code
 - Shared memory **interfaces stay the same**
- Current transport options:
 - RDMA/Verbs, Libfabric, ZeroMQ
 - **RDMA** and **zero copy** features used if available
 - Support for almost any network

Timeslice Building Transport Options

Transport	Hardware	Performance
<section-header><section-header></section-header></section-header>	InfiniBand	high
	RoCE	high
	TCP (via SoftiWARP)	reduced
	Ethernet (via Soft RoCE)	reduced
Libfabric	RDMA-capable	high
	any network	reduced
ZeroMQ	any TCP network	reduced
MPI	any network	high



New: Libfabric transport

- Under active development
- Supports modern interconnect capabilities

Standard

 Libfabric micro-benchmark over 384 nodes
achieved ~646 GB/s









FLES Network Performance Study





Jan de Cuveland – The CBM First-level Event Selector – DPG Spring Meeting 2017 – Münster, Germany, 2017-03-28

FLES Readout at SPS-2016







Jan de Cuveland – The CBM First-level Event Selector – DPG Spring Meeting 2017 – Münster, Germany, 2017-03-28

- First common FLES readout of multiple CBM detector systems
- Readout chain from DPB to timeslice like planed for the final system
- 206 "physics" runs in 3 periods
- 176 successful runs with a total of **14 TB** timeslice data





Summary

Compressed Baryonic Matter (CBM) experiment at FAIR

- High event rates (10⁷ Hz), complex global triggers
- Self-triggered detector front-ends
- Data push readout architecture

Central physics selection system: First-Level Event Selector (FLES)

- HPC processor farm including FPGAs (at input stages) and heterogenous many-core architectures (e.g., GPUs)
- >1 TByte/s input data stream
- Timeslice building in RDMA-enabled network
- 4-D event reconstruction using fast, vectorized track reconstruction algorithms

Online computing architecture – status

- Architecture still being refined towards final system
- Aim for first phase: full input connectivity, but limited processing and networking
- Demonstrator implementations available, data chain field-tested in beam tests \bullet



SPONSORED BY THE



Federal Ministry of Education and Research



Jan de Cuveland cuveland@compeng.uni-frankfurt.de