


A versatile Small Form Factor Twisted-Pair TFC FMC for mTCA AMCs

Lukas Meder, Juri Lebedev and Jürgen Becker
{lukas.meder, becker}@kit.edu | www.itiv.kit.edu


1. The Detector Readout of CBM



- Data transmission between three separated areas through Optical Fiber
- FPGAs in mTCA.4: central layer between data acquisition and post processing
- FEE uses clock derived from Downstream link provided by the GBTx chips
- Both, FEE and FPGA Layer need to be operated **synchronously**
- Self-triggered Readout requires **low latency links to a global Flow Control**

These Tasks are addressed by the **Timing and Fast-Control (TFC)**

2. Concept of a TFC System with Twisted-Pair (TP) Cabling




Concept:

- Two SYNC Layers:**
- SYNC of Readout Crates**
⇒ TFC Master ↔ TFC Slaves
- SYNC inside Readout Crate**
⇒ TFC Slave ↔ Readout Boards

TP SYNC Outside Crates:

- Interfacing PCB** for Connectivity
- 4 Lines:** 1x Mstr-Clk, BIDI TIM and Data
- Phase measurement, PLL for Slv VCO**
- Regulation: Freq: Mstr-Clk, Phase: TIM**


3. TFC FMC TP in an mTCA Crate




- For compatible AMC cards (like AFCK), TFC FMC TP main clock can be shared
⇒ With another FMC on the same AMC
⇒ With AMCs in the same crate
- This allows **synchronizing a Readout Crate** (TFC Slave ↔ DPBs)
- But also to create **Multi-Master TFC Crates** (TFC Master ↔ TFC Master)
⇒ Increases number of Slave crates by **Factor N = #AMCs of Master crate**

4. The TFC FMC TP PCB Prototype Boards

- 6-Layer PCB, close to ANSI/VITA 57.1 Mezzanine Dim. (69 mm x 88.9 mm)




- Galvanically isolated signals, capacitively coupled cable shield ground




5. Block Diagram of the TFC FMC TP PCB

- ANSI/VITA 57.1 FMC HPC Connector**
- 4-Port RJ45+XFMR** → Twisted-Pair IF
- MLVDS ICs, Half-Duplex support**
⇒ Large Voltage-Swing
⇒ BIDI Transmission
- Dedicated flexible Clocking IC**
- Clk Buffer:** High Qual. Clk for TP TRx
- Voltage Controlled Oscillators**
- Main Clk:** VCO → CLK IC → CLK_{Main}
- Helper Clk:** VCO/progr. Osc → CLK_{Help}
- FMC BIDI Clks:** Tx/Rx of Main Clk
⇒ System Clk, Sharing of Clk in Crate
- RJ45 Port0:** With TFC Slave Funct.




6. Evaluation system with TFC FMC TP PCB



Loopback TRx with 25m CAT7 cable:


- 8b10b encoded PRBS sequences
- Bit error ratio testing
Rx data ↔ Ref. sequence
- TRx: 3x240 Mbit/s Data, 120 MHz CLK



TFC Master-Slave System: PLL Control

- μP computes control loop parameters
- SPI/I2C for OSC and CLK IC CTRL
- Rx CLK from TP IF: PLL Ref. Frequency
- Phase Detector: DMTD (FPGA Logic)

7. Measured PLL Control Loop Behavior



8. Summary

- Versatile TP-based TFC FMC**
- Dimensions** for being mounted onto AMCs for mTCA.4 Crates
- Sharing of Clocks** inside Crate
- BIDI MLVDS Transmission Concept** → Determine Master-Slave Phase Offset
- Test System** proves the **Capability** to:
 - TRx at 240 Mbit/s/120 MHz, 25 m CAT7, all lines used, different direct.
 - Perform **PLL-based SYNC** using VCOs and DMTD Approach → High Quality copy of Master CLK