

# STT Readout Status

Peter Wintz (FZ Jülich) for the STT group

61. PANDA CM, June-7<sup>th</sup>, 2017

# Outline STT Readout Status

- Readout Overview
- ASIC/TRB System
- ADC-based System
- Summary

# STT Readout Overview

- STT with drift time and charge readout for PID by  $dE/dx$
- Two readout concepts for charge information
  - pulse width by time-over-threshold:
    - PASTTREC-ASIC with LE/TE-discriminator on front-end board, LVDS output
    - TRB readout system, ASIC control by central FPGA
  - pulse area by waveform sampling:
    - no front-end electronics, direct straw cabling (coax,  $\varnothing=1.1\text{mm}$ )
    - op-amp & sampling ADC at back-end, waveform readout & processing by FPGA
- Readout decision by Q2/Q3-2018
- Decision based on pre-series system setups and in-beam tests
- Decision process started, control panel installed, currently: definition of criteria & deliverables
- Pre-series system set up ongoing, HW available or in production

# Status ASIC/TRB Readout

- ToT separation power for PID demonstrated by 2016' in-beam tests
- Large signal dynamical range covered,  $dE/dx$ :  $\sim 5 - 50$  keV/cm
- PASTTRECv1 - ASIC design verified, no design iteration necessary
- DAQ stable operation since  $\sim 1$  year, 144ch test system, low NL, low thresh.
- ASIC/TRB3 readout system in phase-0 at HADES
- Two PANDA straw tracking stations with  $\sim 1800$ ch
- Set up during 2018, ready for beam 2018/19

*1<sup>st</sup> full STS1 module  
 (2x16 straws) with  
 FEE adapter board.*




# ASIC/TRB Test System


- FE-boards with 2 PASTTREC-ASIC (2x 8ch), analog out (skip in final layout)
- LVDS for 16ch out + ASIC ctrl (0.5mm micro TwPair, 20 pairs), LV supply (5V)
- TRB3 readout, ~256ch per TRB3 board, ASIC control by central FPGA
- SODANet for time synchronization of multi-board system
- DAQ system (CTS) with online monitoring (TDC rates)



*Straw test system and front-end electronics.*



*FE-board with 2xASIC, HV board. Analog out (red box)*




*PASTTREC parameters (design by AGH Krakow)*




# Readout DAQ & Control System

- By AGH & JU Krakow
- Central trigger system (CTS, GSI) for DAQ, external or channel trigger
- TDC registers, channel count rates monitor (ex. below, 6mV, no HV, 10sec)
- ASIC control (gain, PkT, TC, BL restor., thresh, individual ch BL ..)



Reg	Channel	e000	e001	e002
c000	0	32	32	32
e001	1	475	4	0
e002	2	0	0	0
e003	3	0	0	0
e004	4	0	0	0
e005	5	0	0	0
e006	6	0	0	0
e007	7	0	0	0
e008	8	0	0	0
e009	9	0	0	0
e00a	10	0	0	0
e00b	11	0	0	0
e00c	12	0	0	0
e00d	13	0	0	0
e00e	14	0	0	0
e00f	15	0	0	0
e010	16	0	0	0
e011	17	0	0	0
e012	18	0	0	8611
e013	19	0	0	0
e014	20	0	0	0
e015	21	0	0	0
e016	22	0	0	0
e017	23	0	0	0
e018	24	0	0	641
e019	25	0	0	0
e01a	26	0	0	0
e01b	27	0	0	0
e01c	28	0	0	6
e01d	29	0	0	0
e01e	30	0	0	10004
e01f	31	0	0	0
e020	32	0	0	2528
e021	33	0	0	0
e022	34	0	0	8023
e023	35	0	0	0
e024	36	0	0	0
e025	37	0	0	0
e026	38	0	0	16
e027	39	67	0	4
e028	40	0	0	6268
e029	41	0	0	0
e02a	42	0	0	1
e02b	43	0	0	0
e02c	44	31	0	0
e02d	45	0	0	0
e02e	46	0	0	0
e02f	47	0	67	239
e030	48	0	5	0

htm scripts




# ASIC/TRB – Readout Status

(Raw Spectra from April 2016 Beam Time)




*In-beam position of straw setup (beam from the right)*


*FEB replaced later (ch1-16)*



beam spot area



*ASIC analog output signals (in-beam), NL <5mV (stable), thresh. at 10mV*





*TDC time (top) and time-over-threshold (below) vs channel*

# dE/dx Separation by Time-over-Threshold


- $\Sigma \text{ToT} / \Sigma dx$  per track seems better than  $\Sigma (\text{ToT}/dx)$ 
  - better gaussian shape, only low truncation necessary
  - no ASIC saturation (e.g. ion TC) seen for 600 MeV/c deuteron (dE/dx ~50 keV/cm)
- prelim.:  $S \cong 5.1$  deuteron separation, compare to  $S \sim 9$  in TDR ( $\pi/K$  at 0.23 GeV/c)
- very prelim:  $S \cong 8.1$  separation power for MIP & 600 MeV/c deuteron
- further analysis and improvements ongoing

$$*S = \frac{\langle \text{ToT}_1 \rangle - \langle \text{ToT}_2 \rangle}{\frac{\sigma_1}{2} + \frac{\sigma_2}{2}}$$


Summary of TOT/dx



600 MeV/c deuteron



1500 MeV/c deuteron



Cosmics (MIP)




# ASIC/TRB Front-End Layout

## Tasks done:

- Positioning of 134 FE boards per semi-barrel and
- Individual straw and FEB-channel association
- Challenging for close-packed straw geometry with increasing straw number in radial layers


## Next:

- One STT sector set up as pre-series system
- Cable routing scheme
- Cooling scheme for 2x64 Watt (forced convection)



# ADC-Based Readout System

- “Front-end electronics free”
- Direct straw cabling, mini coax ( $\varnothing=1.1\text{mm}$ ), tested HV stable
- HV supply, HV decoupling backend
- Integrated op-amp, ADC and processing FPGA, add-on communication
- 3-stage op-amplifier, 20ns PkT, gain factor 400, 20 MHz BW, 100 mW
- Low power 4-ch ADC (HMCAD1520), 160 MSPS, interleaving mode (1000MSPS)
- One central FPGA (Xilinx Virtex 7) for 40 ADCs per readout board (160 ch)




*Scheme of ADC-based readout system*

# HW Designs


- HV crate with decoupling boards, coax lines with plug instead of soldering
- Samtec ribbon cable to processing crate, cross-talk tests next
- Testcrate with additional amp-board for test of signal analog part
- Pre-series (final) crate with more slots (416 ch per crate, 26 boards)



*HV crate for tests with HV decoupling boards and additional amp board.*



*HV supply and decouple board. Plug for coax lines.*



*Op-amp testboard with lemo out.*



*Samtec ribbon cable (2x16ch)*

# Status ADC-based Readout

- 16 ch prototype test in-beam in 2016
- Amplifier characteristics verified (2x diff. gain factor + logarithmic tested)
- Signal processing algorithms developed
- Different ADC sampling rates and influence on time/spatial resolution tested
- Pre-series system set up next, ~ 400 ch, in-beam tests
- HW in production, RO board available in September for 1<sup>st</sup> HW tests
- DAQ system set up and tests
- Cosmic tests prior to next beam time

# Summary

- Pre-series system set up ( $\sim 400$  ch) for both readouts in Q4/2017
- Cosmic tests (extended) next
- Beam time planned for March + April 2018
- Proton and deuteron beam at COSY,  $0.5 - 3.0$  GeV/c,  $dE/dx \sim 5-50$  keV/cm
- In-beam tests for both readout systems
- Performance results as basis for readout decision
- Further criteria to be considered (costs, maintenance, ..)
- Readout decision planned for Q2/Q3 2018
- Then: full integration of readout system into PANDA (mech., DAQ, simu., ..)



Thank you  
for  
your attention