

# The DIRICH development - overview and first measurements

C. Pauly, Wuppertal university for the CBM- HADES- and TRB collaborations

### **Contents:**

The DIRICH readout chain

**First measurements** 

- with a digital oscilloscope
- with the full FPGA-TDC chain

Summary + outlook



Motivation: Readout for the CBM RICH detector with ~1000 MAPMTs, 64ch each Use same PMTs and readout also for HADES RICH (480 MAPMTs)

Requirements: Powerful, inexpensive readout for ~60k channels, good timing precision (better 1ns) high rate capability, self-triggered, ...

### 2012: 64ch TRBRICH module



64ch FPGA-TDC (Lattice ECP3) monolithic preamplifier (32ch on each side !) discrimination and TDC on same FPGA TRBnet data link via SFP

- worked in principal
  - but a bit to ambitious as first step
  - problems with analog input stage
  - no ToT

### 2014: PADIWA + TRB3



RICH prototype with 64 PADIWA modules

Digital signal after cable TRB3 stack with 18 TRB3

Same principal,

but separation of discriminator (PADIWA) and TDC (TRB3)

- It worked ! ( $\rightarrow$  thanks again for providing the components !)
- But quite a cable mess !
- Some problems with cross talk and efficiency
  - due to short digital pulses via LVDS flat cable





M. Traxler, C. Ugur, J. Michel, P. Skott, and many more (TRB collab.)



32ch DIRICH frontend module



3x2 MAPMT backplane (with few modules equipped)



DIRICH-Power module (LV + HV supply, DCDC)



**DIRICH-Combiner module** 



UNIVERSITÄT WUPPERTAL Motivated by "HAL 9000"



Dave Bowman in "2001: A space odyssey"

PANDA Collaboration meeting, 07.03.2017, Darmstadt



• Combine TRB3 TDC functionality and PADIWA discrimination functionality on single, FPGA-based module: **DIRICH** ("**Dirc Rich**")

### **DIRICH:**

- Front-end module with 32ch per module
- Analog Discrimination using FPGA LVDS receivers (like on PADIWA)
- Leading+trailing edge measurement on FPGA-TDC (like TRB3), using same channel
- Low power consumtion (<2 W in total)
- No cable between PMT and TDC
- All connections via a single board connector

### **DIRICH Backplane:**

- Carries 2x3 PMTs and 12 DIRICH+Power+Combiner modules for readout
- Provides all analog and digital interconnections between PMTs and DIRICH
- HV-distribution to 6 MAPMTs (common HV channel)
- Light- and gas-tight seal of radiator volume

### **DIRICH Combiner:**

- Combine digital data of up to 12 DIRICH to single optical fiber link
- Provide common clock and trigger signals to all DIRICH boards

### **DIRICH Power:**

- Provide all necessary LV and HV supply lines via backplane to all modules
- Possibly use DC/DC converter (thin cables)





- 32ch analog amplification, discrimination, leading+trailing edge TDC, digital control all implemented on single FPGA with few discrete elements only
- Galvanically isolated inputs to minimize noise and ground loops
- Single-stage transistor amplifier, amplitude gain ~30, high band width (4 GHz) amplifier: only 10mW per channel (1.1V Vcc)
- Signal shaping to optimize time measurement
   Leading+Trailing edge time measurement on same channel using stretcher
- No signal integration: pure "amplitude measurement" (no charge measurement as on nXYter)
- Up to 50 MHz hit rate (burst)
- Accurate Time-Over-Threshold measurement (for amplitude, walk corr.)
- ADC measurement of LV supply for feedback



Lattice ECP3 FPGA Same as on TRB3

Digital data- and control lines To each DiRICH via backplane Power via backplane



Separate inputs for

- common system clock

- Trigger / Sync signal Distribution via backplane

2.4 Gbit data link via SFP

- Combines data from up to 12 DIRICH modules, (2 Gbit/s SERDES each)
- Single 2.4 Gbit/s SFP output link
- TRBnet protocol for data and control
- Slow-control, can switch/reboot individual DIRICH modules
- Later, upgraded version with 2x 5 Gbit/s link possible

![](_page_7_Picture_0.jpeg)

### UNIVERSITÄT WUPPERTAL DIRICH Power Module

LVDS fanout For distribution of Clock and trigger/sync

![](_page_7_Picture_3.jpeg)

HV connection Common for all 6 PMTs via backplane

External LV supply 1.1V / 1.2V / 2.5V / 3.3V If no DCDC to be used

or

Common 30V DC supply For DCDC convertes

Low-noise DCDC converter with extensive filtering

- Usage of DCDC converters optional
- Can also be powered externally (reduce noise, but requires thick cables, ~11A on 1.1V)
- Current monitoring

![](_page_8_Picture_0.jpeg)

Typical PMTlike input signal (from pulse generator 4 mV / 12 mV) and corresponding output from preamp, directly before entering the FPGA

![](_page_8_Figure_2.jpeg)

#### BERGISCHE UNIVERSITÄT WUPPERTAL DIRICH timing precision in the lab measured with pulser

Time difference between two channels receiving the same input signal

![](_page_9_Figure_2.jpeg)

![](_page_10_Picture_0.jpeg)

### **DIRICH data rate considerations**

- Present TRBnet data format: 12 byte per hit: 4 byte leading-, 4 byte trailing edge, 4 byte overhead
- FPGA-TDC: <50 MHz hitrate /channel (short burst)
- DIRICH data link: 2 Gbit/s, max 150 MByte/s:
   → 150 MB/s = 12.5 MHit/s = 390 kHit/s/channel
- Present Combiner: single 2.4 Gbit/s SFP, max 180 MByte/s
   → 180 MB/s = 15 MHits/s = 39 kHit/s/channel (6x64 ch)

### If higher rate is needed:

- Modification / sparsification of data format: eg leading edge+ToT
- New Combiner module with 1 or 2 4.8 Gbit/s links

![](_page_11_Picture_0.jpeg)

### UNIVERSITÄT WUPPERTAL Single photon test setup at HADES cave

![](_page_11_Picture_2.jpeg)

![](_page_12_Picture_0.jpeg)

### UNIVERSITÄT WUPPERTAL Two weeks ago in the HADES cave...

![](_page_12_Picture_2.jpeg)

![](_page_13_Picture_0.jpeg)

## UNIVERSITÄT WCP $\rightarrow$ PMT adapter with Voltage Divider

- MCPs and MAPMTs have slightly different pinning and connector positions (and size)
- Adapter allows to put MCPs on "standard" 3x2 backplane for first tests
- Adapter includes passive Voltage Divider
- HV supply via backplane possible, but not recommended ("tested" up to 1900V)

![](_page_13_Picture_6.jpeg)

![](_page_13_Picture_7.jpeg)

![](_page_13_Picture_8.jpeg)

![](_page_14_Picture_0.jpeg)

### UNIVERSITÄT WUPPERTAL BODDE trace analysis: PMT signal after preamp

- Laser pulser: a single photon in 10% of pulses, no photon/pixel in 90%
- Active probes mounted to DIRICH, measuring preamp output signal
- Digital scope to store individual traces, up to 100 acquisitions/sec
- Trigger on laser sync signal
- Offline analysis of scope data → persistency, leading / trailing edge, ToT, ampitude...

![](_page_14_Figure_7.jpeg)

![](_page_15_Figure_0.jpeg)

![](_page_16_Picture_0.jpeg)

UNIVERSITÄT WUPPERTAL

### Using FPGA-TDC / scalers: **DIRICH threshold scan MAPMT**

![](_page_16_Figure_2.jpeg)

![](_page_17_Picture_0.jpeg)

![](_page_17_Figure_1.jpeg)

Very first scan for MCP

- Reasonable behavior
- Higher dark rate than PMT (1 kHz per channel)

### BERGISCHE UNIVERSITÄT WUPPERTAL FIrst FPGA-TDC measurements: MAPMT

![](_page_18_Figure_1.jpeg)

- ToT spectrum: two distinct peaks:
   real photons at ToT > 2 ns
  - cross talk "wiggle" at low ToT
- 35 mV: wiggle signal picked up

   → well suppressed by ToT cut
- ToT degrades for higher thresholds

Timing precision full system:

from delta-T between 2 channels: 750 ps RMS 350 ps Gaussfit

PMT Transit Time Spread: 290 ps

expected delta-T width: √2 \* 290 ps = 410ps

### BERGISCHE UNIVERSITÄT WUPPERTAL First FPGA-TDC measurements: MCP

![](_page_19_Figure_1.jpeg)

<sup>•</sup> XP85012 MCP at 1900V

• MCP signal has lower amplitude  $\rightarrow$  need low threshold !

Timing precision full system:

from delta-T between 2 channels: 500 ps RMS 220 ps Gaussfit

![](_page_19_Picture_7.jpeg)

![](_page_20_Picture_0.jpeg)

## Additional noise from DCDC converters

![](_page_20_Figure_2.jpeg)

Hit rate vs noise using

- external power supplies
- onboard DCDC converters

- At present, the onboard DCDC converters on the Power module cause significant additional noise.
- Copper shielding already foreseen, and will be tested soon.

![](_page_21_Picture_0.jpeg)

### UNIVERSITÄT WUPPERTAL Summary and outlook

- New DIRICH readout chain has been developed, based on combination of PADIWA + TRB3 on single, compact board
- Prototypes of all modules are available and under test (test stand HADES, lab)
- Only minor design bugs discovered on DIRICH so far (split ground plain, PWM, ...)
   DIRICH ver 2 is under production now
- Urgent need for manpower in the TDC development
   → At present, only TDC with 4 working channels available ! (but 32ch feasible !)
- "scope analysis" allows to predict precisely what to expect from TDC measurement
   → important tool for debugging analog part !
- Very promising results for MAPMTs so far
  - $\rightarrow$  Timing precision limited by sensor itself, low noise figure, ...
  - $\rightarrow$  Efficiency to be studied in detail
- Very first test of MCPs promising as well, but needs further work and maybe tuning
  - $\rightarrow$  lower amplitude, higher noise, different cross talk behavior
  - $\rightarrow$  MCP adapter board allows to test MCP without need do build new backplane !
- Test beam at COSY planed for Mai/June 2017
  - → Evaluate performance under realistic beam conditions
- Start of mass production for HADES end of this year

![](_page_22_Picture_0.jpeg)

Assuming a detector with **15k channels (30k channels), 240 MAPMTs (480 MAPMTs):** 480x DIRICH, 40x Power, Concentrator, backplane (960x DIRICH, 80x Power, Concentrator, backplane)

All prices **excluding VAT, only components, no setup costs, no production costs, 2017 !** Significantly higher costs for smaller quantities !

				<u>Single module</u>	<u>Full detector</u>
DI	RICH:			140,- € (120,- €)	68k€ (116 k€)
_	PCB	33,-€	(17,-€)		``````````````````````````````````````
-	FPGAs	41,-€	(41,-€)		
<b>DIRICH Concentrator:</b>				300,- € (250,- €)	12k€ (20 k€)
_	PCB	75,-€	(29,- €)		
-	FPGA	168,-€	(168,-€)		
DIRICH Power:				230,- € (180,- €)	10k€ (15 k€)
-	PCB	80,-€	(35,-€)		
-	DCDC	45,-€	(45,-€)		
_	Filter	30,-€	(30,-€)		
Backnlane				330 € (230 €)	14k€ (19 k€)
	PCB	185€	(100€)		1 1110 (10 110)
_	Conctr.	135,-€	(120, <b>-</b> €)		
Total 15k (30k) channels					104 k€ (170 k€)
		-			

PANDA Collaboration meeting, 07.03.2017, Darmstadt

![](_page_23_Picture_0.jpeg)

## **Backup slides**

PANDA Collaboration meeting, 07.03.2017, Darmstadt

![](_page_24_Picture_0.jpeg)

WUPPERTAL

Gain per channel comparison UNIVERSITÄT of DiRICH preamp

![](_page_24_Figure_2.jpeg)

- Lab measurement with pulse generator
- Typical PMT signal: ~3ns ٠
- Gain seems to slightly decrease for very short signals

PANDA Collaboration meeting, 07.03.2017, Darmstadt

Vivek Patel, BUW

![](_page_25_Picture_0.jpeg)

### UNIVERSITÄT WUPPERTAL The HADES RICH Test stand

Triggered on SYNC only No trigger on PMT signal 10k acquisitions

10 kHz Laser pulse freq. ~ 0.1 photon /pulse/pixel

### Full offline trace analysis:

- leading / trailing edge time
- Pulse amplitude
- Pulse area
- Pulse width

- ...

![](_page_25_Figure_9.jpeg)

![](_page_25_Figure_10.jpeg)

![](_page_26_Picture_0.jpeg)

![](_page_26_Figure_1.jpeg)

PANDA Collaboration meeting, 07.03.2017, Darmstadt

![](_page_27_Picture_0.jpeg)

Leading Edge vs PulseWidth
- possible walk effect ?

![](_page_27_Figure_2.jpeg)

PANDA Collaboration meeting, 07.03.2017, Darmstadt

![](_page_28_Picture_0.jpeg)

### UNIVERSITÄT WUPPERTAL Amplitude - PulseWidth correlation

50mV Threshold

75mV Threshold

100mV Threshold

![](_page_28_Figure_5.jpeg)

Correlation between PulseArea and PulseWidth

For 3 different thresholds.

![](_page_29_Picture_0.jpeg)

Acquisition trigger on SYNC only → **unbiased sample** 

count # photon pulses above thresh In 10k acquisitions as function of signal threshold

Result: Nr detected photons /pulse/pixel

![](_page_29_Figure_4.jpeg)

![](_page_29_Figure_5.jpeg)

### SignalFraction

![](_page_30_Picture_0.jpeg)

### UNIVERSITÄT WUPPERTAL dark noise / electronic noise rate

Opposite strategy: Laser (unfortunately) on all time:

Acquisition trigger ON SIGNAL only, Threshold 50 mV ... 500 mV 10k acquisitions per thresh. NO trigger request on SYNC signal

Measure time to get 10k acquisitions

→ Total rate (incl. ~1.5 kHz photons from laser)

Additional offline cut: NO SYNC signal correlated to signal → **Real dark rate without laser photons** 

![](_page_30_Figure_7.jpeg)

Darknoise

![](_page_31_Picture_0.jpeg)

### **MCP HV scan**

![](_page_31_Figure_2.jpeg)

PANDA Collaboration meeting, 07.03.2017, Darmstadt

![](_page_32_Picture_0.jpeg)

### UNIVERSITÄT WUPPERTAL MAPMT, scope analysis

ToT(Pulse width)(blue:no Tot cut red:ToT>2ns)

![](_page_32_Figure_3.jpeg)

![](_page_33_Picture_0.jpeg)

# Leading edge timing as funct. of threshold MAPMT, scope analysis

Leading edge timing(blue:no Tot cut red:ToT>2ns)

![](_page_33_Figure_3.jpeg)

![](_page_34_Picture_0.jpeg)

# *Timediff channel – channel MAPMT, scope analysis*

Time-diff channel-channel, blue: no cut, red : ToT>2ns

![](_page_34_Figure_3.jpeg)

![](_page_35_Picture_0.jpeg)

# *Timing precision in scope analysis MAPMT*

Leading edge timing(blue:no Tot cut red:ToT>2ns)

![](_page_35_Figure_3.jpeg)

![](_page_36_Picture_0.jpeg)

![](_page_36_Figure_1.jpeg)

- Dennis Pfeifer

- Mask of plastic with integrated air tubing Central socket for the Air supply, compressed air generator Escape holes for each module
- Serves double purpose:
   (i)Light shield on top of backplane
   (ii)Distribution of cooling air
- Questions:
  - How much compressed air do we nead?
  - How much is available in the cave?

![](_page_37_Picture_0.jpeg)

#### Cooling with compressed air UNIVERSITÄT WUPPERTAL via 3d mask on backplane

![](_page_37_Figure_2.jpeg)