



A detailed wireframe model of a particle accelerator, likely a synchrotron. The model shows a large, roughly circular ring structure with a complex internal layout of pipes and components. The ring is composed of many segments, and the internal structure is intricate, with various loops and straight sections. The overall appearance is that of a technical drawing or a 3D model of a complex engineering project.

Calibration of a FPGA TDC

M. Heil

Time-over-Threshold measurements





$$\text{ToT} = t_{le} - t_{te}$$

Conversion from an amplitude or charge measurement to a time measurement.


Working principle of a “normal” TDC

- Time is measured between start and stop signal.
- Each bin has same time duration.
- Time measurement is limited to a certain number of channels.
- Calibration with a time calibrator.




Working principle of a FPGA TDC

- Time measurement split in coarse (clock cycle) and fine (channel) time.



Working principle of a FPGA TDC



- Time measurement split in coarse (clock cycle) and fine (channel) time.
- LVDS Signal is sampled via delays of carry chain of FPGA.
- Signal level is recorded in logic modules (flip flops)





Results are stored in a buffer and can be read out later by a read-out trigger.

Delays are not constant !!!
Every channel has a different bin size.

Calibration of times




Calibration of times



$$fineTime(bin) = \frac{\sum_{i=0}^{i=bin} counts(i)}{\sum_{i=0}^{i=max} counts(i)} \text{clockTime}$$

$$t_ns = \text{clockCycle} * \text{clockTime} - fineTime$$

Calibration done channel by channel
as look-up table




Overflow of coarse counter

- The coarse counter of Tamex2 (Ptof) is reset at 8191. Time differences for which one coarse counter is reset have peculiar times. This has to be corrected.
e.g.:


```
while(tt-tl<0){  
    tt=tt+2048*clockTime;  
}
```
- The coarse counter of VFTX2 (LOS) is reset at 2047. Time differences between LOS and Ptof have to be corrected for this.

Time-of-flight measurements in Cave C

- All times are measured relative to one common clock signal.



Pictures of setup and FPGA TDCs



ToF wall




TAMEX2

TAMEX3



VFTX2



Advantages of FPGA TDC

- Long time differences can be measured accurately by dividing the time into a coarse and fine measurement.
- FPGA TDC measures time differences with a precision of up to $\sigma_t \sim 7$ ps.
- It can be calibrated with physics data. No time calibrator necessary.
- All events within a large trigger window of ± 10 μ s can be stored and read out later by a read-out trigger.
- It can handle multi-hits.
- All detectors measure relative to same clock signal.