


Calibration of a FPGA TDC

M. Heil

Time-over-Threshold measurements






Conversion from an amplitude or charge measurement to a time measurement.

GSI Helmholtzzentrum für Schwerionenforschung GmbH

ToT=t_{le}-t_{te}




- Time is measured between start and stop signal.
- Each bin has same time duration.
- Time measurement is limited to a certain number of channels.
- Calibration with a time calibrator.



Working principle of a FPGA TDC




• Time measurement split in coarse (clock cycle) and fine (channel) time.



Working principle of a FPGA TDC




- Time measurement split in coarse (clock cycle) and fine (channel) time.
- LVDS Signal is sampled via delays of carry chain of FPGA.
- Signal level is recorded in logic modules (flip flops)






Calibration of times





Calibration of times



GSI Helmholtzzentrum für Schwerionenforschung GmbH



 The coarse counter of Tamex2 (Ptof) is reset at 8191. Time differences for which one coarse counter is reset have peculiar times. This has to be corrected.


```
e.g.:
while(tt-tl<0){
tt=tt+2048*clockTime;
}
```

 The coarse counter of VFTX2 (LOS) is reset at 2047. Time differences between LOS and Ptof have to be corrected for this.

Time-of-flight measurements in Cave C



• All times are measured relative to one common clock signal.



clock distribution

Pictures of setup and FPGA TDCs







TAMEX3



ToF wall





- Long time differences can be measured accurately by dividing the time into a coarse and fine measurement.
- FPGA TDC measures time differences with a precision of up to $\sigma_t \sim 7$ ps.
- It can be calibrated with physics data. No time calibrator necessary.
- All events within a large trigger window of ±10 µs can be stored and read out later by a read-out trigger.
- It can handle multi-hits.
- All detectors measure relative to same clock signal.