



PASTA tests update

Alberto Riccardi





PANDA LIX. Collaboration Meeting

Contents

- 1. PASTA overview
- 2. Board design
- 3. Setup used
- 4. Preliminary results
- 5. Conclusions

PAnda STrip Asic (PASTA)



Measurement Concept

- Low threshold: better time stamp resolution
- High threshold: better jitter performance



Digital Interface for Strip data Handling (DISH)



DISH assembled





• 3 Boards equipped with PASTA

• 2 Boards with PASTA and a strip sensor

Readout softwares

7

truncated events (full frame buffer) missed events (full event buffer)

JDRS - Julich

DP	connection Debug	Board config Configuration		PASTA Software
Re	and Global	Send Channel(s) All channels Read Channel(s) Only	Config TP Digital Config TP Analog	
Global (Expert.) Channel (Expert.) I Channel (Expert.) II Test Puise				
1	Global Digital Configu	uration	Global Analog Configuration	
	General configuration Channel select (CS) Activate TAC refresh TAC refresh period: Ch. counter interval: Clock settings Input clock divider: Clock output	as veto	Front-end configuration Strip configuration Baseline voltage TOT amplifier bias current Preamplifier output voltage shift Preamplifier feedback current Peaking time adjuster current Local feedback current DAC Hysteresis comparator bias curre Ref. voltage for hysteresis comp.	n-side ▼ 31 € 15 € 15 € 14 € 14 € 14 € 14 € 14 € 14 € 14 € 14 € 14 € 14 € 14 € 14 € 14 € 14 € 14 € 14 € 19 € 15 € 15 €
	Clock gating for TDC	read logic	Charge sensitive amp. bias currer	13 23 2
	Data output	wite logic	Current buffer bias	input source follower 21 14 10 output (I) input (I) input (V)
	 Dummy data output Double data rate 		Baseline restorer	30 ♦ 22 ♦ bias (I) cascade (V)
	Transmission mode:	TX0 -	Latched comparator voltage	31 - 31 - bias cascade
	Data format:	Compact 👻	Transistor cascade voltage	3 \$ 16 \$
	Fine time offset:	0 clk 🛊	Current generator	2 reference LSB
	Enable counting of .			
	dobal SEUs			

LabView - Turin



Configuration interface



Measurements interface

Preliminary FE linearity (1)

Preliminary FE linearity (2)

Preliminary TDC results (1)

12

Input test pulses injected at the input of the Front End preamplifier

Preliminary TDC results (2)

13

Input test pulse injected directly into the TDC

TDC linearity

TDC errors

Conclusion

16

• PASTA is connected to the tests boards

• A complete readout system is under development

• PASTA characterization is started and the preliminary results are encouraging

Thank you for your attention

PASTA Architecture

Analog TDC Performance

