# GSI CBM

Volker Lindenstruth Kirchhoff Institute for Physics Chair of Computer Science University Heidelberg, Germany Phone: +49 6221 54 4303 Fax: +49 6221 54 4345 Email: ti@kip.uni-heidelberg.de WWW: www.ti.uni-hd.de



#### **Overview**



#### **Overall Observations and Axioms**

- No physics or detector requirement for maximum trigger latency
- Can afford to implement large derandomizing Buffers at L0
- Move Data only if necessary
  - (keep RAW data in FE until L2 accept)
- Process local data locally
  - ship only results (tracklets, rings, (displaced) vertices)

#### **TRD Trigger Architecture**



#### **ALICE TRD Overview**



#### **TRD Electronics Chain**





#### **Tracklet Fit (Tracklet Preprocessor)**



# **Tracklet (MIMD) Processor**



- Two stage pipeline (fetch/decode, execute/write back)
- Architecture can be adopted to any general purpose processor

#### Tracklet > Trigger (Tracklet Merger)



# TRAP1 Die

- 4.5 M transistors
- 180 nm DSM process
- all clocks gated
- 21 digital filters (Xtalk + 1/t)
- 18 full channels
- multi-event buffers
- 3x 10Bit, 10MHz ADC
- ADC 0.1 mm<sup>2</sup>
- PLL clock recovery
- 4+1 2.5 Gbit Links
- BIST, JTAG
- 4 RISC processors
- redundant, fault tolerant nonfig. network
- full custom QPM
- tape-out May 12
- 5000x5000 µm die
- 1.8 V Core
- TOX = 4nm

Chair of Computer Science (wv



# **ALICE TRD Global Tracking Unit**



 global tracking is performed module wise (540 modules).

- input of one GTU are 6\*2 2.5GBd optical fiber channel links which are converted into 6\*2 16Bit/120Mhz data streams.
- readout order of individual chambers are optimized for histogramming and pattern recognition in parallel.
- histogramming engine fills a data field with tracklet candidates regarding their position.
- looking for patterns with
  - a cluster of at least 4 candidates
  - adequate similar angle
  - high momentum
  - adequate quality
- quality and position of found hit is sent to central trigger processor
- GTU operates also for raw data readout and compression

Chair of Computer Science (www.ti.uni-hd.de)

12

#### **CBM TRD Outlook**

- Detector Occuppancy critical
- Interaction rate > drift time
- L0 provides more time-stamp kind of information
- Multi-Event pile-up has to be detected and sorted out electronically
- Large numbers of Channels and large event buffers can be well integrated
- Digitize as early as possible
- Use digital filters
- Interference of digital circuitry into analog front-end even more critical



#### L1/L2 Si-Vertex Trigger Processor



#### **LHCb Vertex Position**



### **Scheduled Subevent Transfer @ LHCb**

Packets of 128 Bytes are assembled in PCI Cards and distributed in PC cluster, implementing event building and load balanced data distribution at rates exceeding 1.9 MHz. Hardware initiated DMA through Scalable Coherent Interface

Final System will implement about 300 PCs. Maximum Latency 2ms.



#### **MHz Event Rate in PC Clusters**



#### **Trigger Processor Farms**



#### **Receiving Detector Data into Cluster**



Chair of Computer Science (www.ti.uni-hd.de)

- Probably cheapest memory available is in commodity computers
- Use that memory as event- and latency buffer
- Perform first level processing (e.g. cluster finder) where data exists
- Avoid unnecessary copying of data
- Use programmable FPGA to off-load host processors (FPGA Coprocessor)
- Make PCI(-X) baseline bus enabling use of all commodity computers
- Use CMC form factor for optical detector data link circuitry on mezzanine



#### **Modular Cluster Communication Package**



#### **Data Block Merger**

#### **Bridging between Nodes**



# **System benchmark**

#### • pp pileup removal at 270 Hz (TCP/IP, fast ethernet)



#### **Publisher / Subscriber Fault Tolerance**



Chair of Computer Science (www.ti.uni-hd.de)

## **Fault Tolerance in large Clusters**



- -PCI Linux PC in every PC
- -BIOS access
- -Hardware controlling
- -POST codes
- -Floppy emulation
- -Remote access to a broken PC
- -Detecting hard- & software errors
- -Starting self-acting error correction
- -Web interface for Monitoring & interacting
- Part of DataGRID Project





Net Throughput RAID5 over ENBD (with Network Error on one device)

# **Heidelberg HLT cluster**





## **Summary - Conclusions**

- PC Clusters are a powerful tool up to 1... 2 MHz Subevent Rates and 2...4 GB/sec transfer rates
  - Data easily transferred into L1 / L2 Caches
  - Scalability due to Moores law
- At higher (data or transaction) rates Systolic FPGA (Co)Processors
- ASICs for large channel counts
- Complex low-power readout and (pre)trigger circuitry possible and likely to benefit much from Moores Law
- High integration density and high-speed processes allow implementation of very inexpensive and low-power ADCs
- Co-existence of ADC and clocked circuitry demonstrated to work well
- Challenging GSI CBM Program does not seem to present any unsurmountable problems w.r.t. trigger and readout