PASTTREC: A New 8-channel ASIC for STT & FT

Dominik Przyborowski

AGH University of Science and Technology

PANDA LII Collaboration Meeting 16–20 March 2015, Giessen

Outline

(1) 1^{st} prototype of front–end ASIC for straw tubes

2 PASTTREC: A new 8 channels ASIC for STT & FT



 1^{st} prototype of front-end ASIC for straw tubes PASTTR

$1^{\rm st}$ prototype of front–end ASIC for straw tubes $_{\rm Specification}$



Features

- CSP with variable gain and time constant
- CR-RC² shaper with variable peaking time
- Ion tail cancellation circuit with trimming
- Baseline stabilized by BLH circuit
- Leading edge discriminator for time and ToT measurements
- Fast LVDS output
- Buffered analog output

1^{st} prototype of front–end ASIC for straw tubes $_{\mbox{\scriptsize Results}}$

Chip size 1.5 *times* 1.2 mm²



Basic data

- AMS 0.35 μ m CMOS process
- Four channels
- Channel size: 200 imes 1130 $\mu {
 m m}^2$
- Power consumption \sim 28 mW/ch
- Lack of peripherals biasing and thresholds setting externally
- Succesfully used in few testbeams

1^{st} prototype of front-end ASIC for straw tubes PASTTR

1^{st} prototype of front—end ASIC for straw tubes $_{\mbox{Results}\mbox{-}\mbox{pulses}}$



Dominik Przyborowski

PASTTREC: A New 8-channel ASIC for STT & FT

 $1^{
m st}$ prototype of front–end ASIC for straw tubes <code>PASTTR</code>

PASTTREC: A new 8 channels ASIC for STT & FT Block diagram



New added features:

- Internal biasing
- Global DAC for threshold
- Trimming DACs for each ch.
- Slow control responsible for communication and settings

- 8 channels
- Fabricated in Oct 2014
- Under tests now (see Paweł's talk)

PASTTREC: A new 8 channels ASIC for STT & FT

Layout – 1.95 \times 2.6 mm^2



Improvements

- New faster amplifiers
- Redesigned BLH circuit: Baseline dispersion below 35 mV_{p-p}
- 5 bit DACs added to trimm baseline (2 mV accuracy)

Performance

- Total power 34.2 mW/ch
- Gain in range of 1 to 7 mV/fC
- $\rm T_{peak}$ of ${\sim}17$, ${\sim}23$, ${\sim}39$ and ${\sim}$ 64 ns
- ENC below 3000 e⁻ for highest gain and 25 pF of C_{in}.

Dominik Przyborowski

Summary and plans

Summary

- The first prototype of PASTTREC chip was fabricated:
 - Slow Control circuitry and all peripherals implemented
 - $\bullet\,$ Problem in $1^{\rm st}$ FE of high baseline dispersion overcome
 - $\bullet\,$ Only slight improvements in speed best $T_{\rm P}$ is around 17 ns
- PASTTREC already bonded to 6 readout boards, next 10 boards in progress

Plans

- Due to chip complexity and limited time for design, optimization was not complete, some modifications of PASTTREC would be still usefull:
 - $\bullet\,$ improve speed to achieve 10 ns of $T_{\rm P}$
 - increase range of possible gain values
- If we manage with the design, the PASTTREC_v2 submission could be planned for 26 May or 27 July