Jan Michel - Goethe Universität Frankfurt

A low-accuracy TDC?

TDC Performance

Time difference double transition even without calibration not $\times 10^{6}$ 30 Mean: 452.3 ps worse than 50 ps RMS: 10.24 ps 25 some systems need less ulletperformance: 20 MDC: 500ps 15 STT: 300ps _ RICH: 100ps -600 -550 -500 -450 -400 -350 -300



Low-cost FPGA TDC

- Sampling with phase shifted clocks
 - e.g. 400 MHz
 - sampling with rising/falling edge
 - 4 clocks shifted by 90°
 - \rightarrow 312 ps binning
- many channels, only limited by I/O (110/220 on Trb3sc)
- technique proven by many people



First Tests

- Using a MachXO2 FPGA
 - matching PLL structure (same as ECP 5, better than ECP3)
 - but slow fabric & large clock skew
 - at 266 MHz internal RC oscillator (500ps mean bins)
 - only basic floorplanning
- measured bin sizes
 - 590, 200, 1010, 310, 410, 180, 580, 700 (ps)
 - not perfect, but there is place for improvement...

To Do

- Research & Development needed
 - advanced VHDL programmer who wants to dive into nonstandard FPGA usage & dig through tools and documentation on internal architecture