

CPU I2C-OK
1010 111 MCP-EEPROM

1101 111 MCP-RTC
1001 111 TEMP_ADC0
1001 110 TEMP_ADC1
1001 101 TEMP_ADC2
1001 100 TEMP_ADC3
1001 011 Cross-point
1001 000 MAX6642

1000 000 INA_ADC0
1000 001 INA_ADC1
1000 010 INA_ADC2
1000 011 INA_ADC3
1000 100 INA_ADC4
1000 101 INA_ADC5






HeightUnderFMC
HeightRuleRoom1.9mm.SchDoc

FTG1 FTG2
FTG3 FTG4
FTG5 FTG6
FTG7 FTG8

Copyright CNPEM 2012.

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.


Title		
Size	Number	Revision
A4		
Date:	2014-12-13	Sheet of
File:	D:\Users\...AMC FMC Carrier.SchDoc	Drawn By:




VADJ is not defined as power supply and therefore as global signal as it might differ for the 2 FMC

Copyright CNPEM 2012.
This documentation describes Open Hardware and is licensed under the CERN OHL v1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v1.1 (http://ohw.org/cernohl). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v1.1 for applicable conditions.

Title		
Size	Number	Revision
A2		
Date:	2014-12-13	Sheet of
File:	D:\Users\FMC\connector_SchDoc	Drawn By:



GA[2..0]	IPMB-L address	MicroTCA Carrier's AMC Slot ID	AMC Carrier AdvancedTCA Board's AMC Slot ID	Module Physical address	
				Site Number	Site type
GGG	70h	Reserved	Reserved	NA	NA
GLU	72h	1	A1	1	AMC (07h)
GUG	74h	2	A2	2	AMC (07h)
GUU	76h	3	A3	3	AMC (07h)
UGG	78h	4	A4	4	AMC (07h)
UGU	7Ah	5	B1	5	AMC (07h)
UUG	7Ch	6	B2	6	AMC (07h)
UUP	7Eh	7	B3	7	AMC (07h)
UPU	80h	8	B4	8	AMC (07h)
UPP	82h	9	NA	9	AMC (07h)
PUU	84h	10	NA	10	AMC (07h)
PUP	86h	11	NA	11	AMC (07h)
PPU	88h	12	NA	12	AMC (07h)
GGP	8Ah	NA	NA	13	AMC (07h)
GUP	8Ch	NA	NA	14	AMC (07h)
GPG	8Eh	NA	NA	15	AMC (07h)
GPU	90h	NA	NA	16	AMC (07h)
GPP	92h	NA	NA	17	AMC (07h)
UGP	94h	NA	NA	18	AMC (07h)
UPG	96h	NA	NA	19	AMC (07h)
PGG	98h	NA	NA	20	AMC (07h)
PGU	9Ah	NA	NA	21	AMC (07h)
PGP	9Ch	NA	NA	22	AMC (07h)
PUG	9Eh	NA	NA	23	AMC (07h)
PPG	A0h	NA	NA	24	AMC (07h)
UUU	A2h	NA	NA	25	AMC (07h)
PPP	A4h	NA	NA	26	AMC (07h)



Copyright CNPEM 2012.

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Title		
Size	Number	Revision
A4		
Date:	2014-12-13	Sheet of
File:	D:\Users\... \IPMI.SchDoc	Drawn By:

Changed values input caps


Changed values input caps


Changed values input caps

TEST2 = GND -> VREF = 0.765
TEST2 = VS5ILT -> VREF = 0.758

Copyright CNPEM 2012.
This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Title		
Size	Number	Revision
A4		
Date:	2014-12-13	Sheet of
File:	D:\Users\...\SUP_3.3_FMC.SchDoc	Drawn By:






Copyright CNPEM 2012.

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Title		
Size	Number	Revision
A4		
Date:	2014-12-13	Sheet of
File:	D:\Users\... \JTAG Configuration.SchDoc	Drawn By:



Copyright CNPEM 2012.


This documentation describes Open Hardware and is licensed under the terms of the CERN OHL v.1.1. (<http://ohw.org/CERN/OHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

470uF, 16V, 9mR
PLF1C471MDO1




MGTAVCC	1V
2.3A	
MGTAVTT	1.2V
1.5A	
MGTVCCAUX	1.8V
0.5A	
VCCAUX	1.8V
VCCAUX_IO	1.8/2V
01A	
seq1	
VCCBRAM	1V

Changed pull-up to pull-down reset deasserts only if 3V3 is stable. Added Cap for PGOOD

Title		
Size	Number	Revision
A4		
Date:	2014-12-13	Sheet of
File:	D:\Users\...\Power Management.SchDoc	Drawn By:




All capacitors without values are 100nF 0201 by default




Copyright CNPEM 2012
 This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (http://ohw.org/CERNOHL). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Title		
Size	Number	Revision
Date:	2014-12-13	Sheet of
File:	D:\Users\...SDRAM.SchDoc	Drawn By:



verify crystal load capacitances
39pF for crystals Rs >100R



Access Area	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
EEPROM	1	0	1	0	A2	A1	A0	R/W
EUI or Serial Number Read	1	0	1	0	A2	A1	A0	1


Title	Size	Number	Revision
A3			
Date:	2014-12-13		Sheet of
File:	D:\Users\... \CPU_SchDoc		Drawn By:

LPC1764:
CPU: 100MHz
FLASH 128KB
SRAM: 32KB
Ethernet
USB: slave
CAN: 2
I2S: no
DAC: no

Copyright CNPEM 2012.
This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1 (<http://ohw.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

▲ LM75 addresses: 1 0 0 1 0 0 x and 1001110 are reserved for ADCs


▲ LM75 address: 1 0 0 1 A2 A1 A0



Copyright CNPEM 2012.

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohw.org/CERN/OHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Title		
Size	Number	Revision
A4		
Date:	2014-12-13	Sheet of
File:	D:\Users\...\Thermometers.SchDoc	Drawn By:



Changed values input caps

Changed values input caps

Changed values input caps


Added Resistor and Cap to VOSNS
changed 10p->15p

Copyright CNPEM 2012.
This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

R1	R2	Ir	Vout	R1/R2	Error
330.0 ?	100.0 ?	7.650 mA	3.290 V	3.300	0.41 %
430.0 ?	130.0 ?	5.885 mA	3.295 V	3.308	0.18 %
1000.0 ?	300.0 ?	2.550 mA	3.315 V	3.333	0.59 %
1100.0 ?	330.0 ?	2.318 mA	3.315 V	3.333	0.59 %
1200.0 ?	360.0 ?	2.125 mA	3.315 V	3.333	0.59 %
1300.0 ?	390.0 ?	1.962 mA	3.315 V	3.333	0.59 %
2700.0 ?	820.0 ?	0.933 mA	3.284 V	3.293	0.64 %
3000.0 ?	910.0 ?	0.841 mA	3.287 V	3.297	0.51 %



R1	R2	Ir	Vout	R1/R2	Error
150.0 ?	160.0 ?	4.781 mA	1.482 V	0.938	2.42 %
1500.0 ?	1600.0 ?	0.478 mA	1.482 V	0.938	2.42 %

Title		
Size	Number	Revision
A4		
Date:	2014-12-13	Sheet of
File:	D:\Users\...\SUP_1.5_3.3.SchDoc	Drawn By:





VCCINT

3x330uF, 5x4.7uF




VCCAUX

4x47uF, 4x4.7uF



VCCBRAM


2x100uF, 5x4.7uF



Changed TL431QDBVT to TS3431
This gives 1.25V instead of 2.5V
Changed pinout Pin1 = REF, Pin2 = Cathode


MGTAVCC	1V	2.3A
MGTAVTT	1.2V	1.5A
MGTVCCAUX	1.8V	0.5A
VCCAUX	1.8V	1A
VCCAUX_IO	1.8/2V	01A
VCCBRAM	1V	1.8A
VCCINT	1V	6A
VCCO_1,2	1.2V	3.2A
VCCO_1,35	1.35V	0.9A
VCCO_1,5	1.5V	0.9A
VCCO_1,8	1.8V	0.9A
VCCO_2,5	2.5V	0.9A
VCCO_3,3	3.3V	0.9A

power-on sequence is VCCINT, VCCBRAM, VCCAUX, and VCCO voltage difference between VCCO and VCCAUX must not exceed 2.625V for longer than TVCCO2VCCAUX
power-on sequence to achieve minimum current draw for the GTP transceivers is VCCINT, VMGTAVCC, VMGTAVTT or VMGTAVCC, VCCINT, VMGTAVTT. There is no recommended sequencing for VMGTAVCCAUX. Both VMGTAVCC and VCCINT can be ramped simultaneously. The recommended power-off sequence is the reverse of the power-on sequence to achieve minimum current draw.
When VMGTAVTT is powered before VMGTAVCC and VMGTAVTT ? VMGTAVCC > 150 mV and VMGTAVCC < 0.7V, the VMGTAVTT current draw can increase by 460 mA per transceiver during VMGTAVCC ramp up. The duration of the current draw can be up to 0.3 x TMGTAVCC (ramp time from GND to 90% of VMGTAVCC). The reverse is true for power-down.
When VMGTAVTT is powered before VCCINT and VMGTAVTT ? VCCINT > 150 mV and VCCINT < 0.7V, the VMGTAVTT current draw can increase by 50 mA per transceiver during VCCINT ramp up. The duration of the current draw can be up to 0.3 x TVCCINT (ramp time from GND to 90% of VCCINT). The reverse is true for power-down.



Copyright CNPEM 2012
This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. <http://ohw.org/CERN/OHL>. This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Title	Number	Revision
A3		
Date:	2014-12-13	Sheet of
File:	D:\Users\FPGA_SUP_SchDoc	Drawn By:



Copyright CNMPE 2012
 This documentation describes Open Hardware and is licensed under the CERN OHL v1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v1.1. WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v1.1 for applicable conditions.

Question: in the MGT assignments, there are notes saying about inverted polarity of MGT TX and RX. Can you figure out what is the pattern of such inversions? What is the reason of each of these inversions?

STPMAP
 GTPS → PCLK
 GTPS → PCLK
 GTPS → PCLK
 GTPS → PCLK
 Multiplex TX, RX separately

Bank is not a schematic component block.
 LOOK at the order of GTP ports 0-12

Bank_MGT_117

Bank_MGT_118

Bank_MGT_119

Bank_MGT_120

Bank_MGT_121

Bank_MGT_122

Bank_MGT_123

Bank_MGT_124

Bank_MGT_125

Bank_MGT_126

Bank_MGT_127

Bank_MGT_128

Bank_MGT_129

Bank_MGT_130

Bank_MGT_131

Bank_MGT_132

Bank_MGT_133

Bank_MGT_134

Bank_MGT_135

Bank_MGT_136

Bank_MGT_137

Bank_MGT_138

Bank_MGT_139

Bank_MGT_140

Bank_MGT_141

Bank_MGT_142

Bank_MGT_143

Bank_MGT_144

Bank_MGT_145

Bank_MGT_146

Bank_MGT_147

Bank_MGT_148

Bank_MGT_149

Bank_MGT_150

Bank_MGT_151

Bank_MGT_152

Bank_MGT_153

Bank_MGT_154

Bank_MGT_155

Bank_MGT_156

Bank_MGT_157

Bank_MGT_158

Bank_MGT_159

Bank_MGT_160

Bank_MGT_161

Bank_MGT_162

Bank_MGT_163

Bank_MGT_164

Bank_MGT_165

Bank_MGT_166

Bank_MGT_167

Bank_MGT_168

Bank_MGT_169

Bank_MGT_170

Bank_MGT_171

Bank_MGT_172

Bank_MGT_173

Bank_MGT_174

Bank_MGT_175

Bank_MGT_176

Bank_MGT_177

Bank_MGT_178

Bank_MGT_179

Bank_MGT_180

Bank_MGT_181

Bank_MGT_182

Bank_MGT_183

Bank_MGT_184

Bank_MGT_185

Bank_MGT_186

Bank_MGT_187

Bank_MGT_188

Bank_MGT_189

Bank_MGT_190

Bank_MGT_191

Bank_MGT_192

Bank_MGT_193

Bank_MGT_194

Bank_MGT_195

Bank_MGT_196

Bank_MGT_197

Bank_MGT_198

Bank_MGT_199

Bank_MGT_200

Bank_MGT_117

Bank_MGT_118

Bank_MGT_119

Bank_MGT_120

Bank_MGT_121

Bank_MGT_122

Bank_MGT_123

Bank_MGT_124

Bank_MGT_125

Bank_MGT_126

Bank_MGT_127

Bank_MGT_128

Bank_MGT_129

Bank_MGT_130

Bank_MGT_131

Bank_MGT_132

Bank_MGT_133

Bank_MGT_134

Bank_MGT_135

Bank_MGT_136

Bank_MGT_137

Bank_MGT_138

Bank_MGT_139

Bank_MGT_140

Bank_MGT_141

Bank_MGT_142

Bank_MGT_143

Bank_MGT_144

Bank_MGT_145

Bank_MGT_146

Bank_MGT_147

Bank_MGT_148

Bank_MGT_149

Bank_MGT_150

Bank_MGT_151

Bank_MGT_152

Bank_MGT_153

Bank_MGT_154

Bank_MGT_155

Bank_MGT_156

Bank_MGT_157

Bank_MGT_158

Bank_MGT_159

Bank_MGT_160

Bank_MGT_161

Bank_MGT_162

Bank_MGT_163

Bank_MGT_164

Bank_MGT_165

Bank_MGT_166

Bank_MGT_167

Bank_MGT_168

Bank_MGT_169

Bank_MGT_170

Bank_MGT_171

Bank_MGT_172

Bank_MGT_173

Bank_MGT_174

Bank_MGT_175

Bank_MGT_176

Bank_MGT_177

Bank_MGT_178

Bank_MGT_179

Bank_MGT_180

Bank_MGT_181

Bank_MGT_182

Bank_MGT_183

Bank_MGT_184

Bank_MGT_185

Bank_MGT_186

Bank_MGT_187

Bank_MGT_188

Bank_MGT_189

Bank_MGT_190

Bank_MGT_191

Bank_MGT_192

Bank_MGT_193

Bank_MGT_194

Bank_MGT_195

Bank_MGT_196

Bank_MGT_197

Bank_MGT_198

Bank_MGT_199

Bank_MGT_200

Bank_MGT_117

Bank_MGT_118

Bank_MGT_119

Bank_MGT_120

Bank_MGT_121

Bank_MGT_122

Bank_MGT_123

Bank_MGT_124

Bank_MGT_125

Bank_MGT_126

Bank_MGT_127

Bank_MGT_128

Bank_MGT_129

Bank_MGT_130

Bank_MGT_131

Bank_MGT_132

Bank_MGT_133

Bank_MGT_134

Bank_MGT_135

Bank_MGT_136

Bank_MGT_137

Bank_MGT_138

Bank_MGT_139

Bank_MGT_140

Bank_MGT_141

Bank_MGT_142

Bank_MGT_143

Bank_MGT_144

Bank_MGT_145

Bank_MGT_146

Bank_MGT_147

Bank_MGT_148

Bank_MGT_149

Bank_MGT_150

Bank_MGT_151

Bank_MGT_152

Bank_MGT_153

Bank_MGT_154

Bank_MGT_155

Bank_MGT_156

Bank_MGT_157

Bank_MGT_158

Bank_MGT_159

Bank_MGT_160

Bank_MGT_161

Bank_MGT_162

Bank_MGT_163

Bank_MGT_164

Bank_MGT_165

Bank_MGT_166

Bank_MGT_167

Bank_MGT_168

Bank_MGT_169

Bank_MGT_170

Bank_MGT_171

Bank_MGT_172

Bank_MGT_173

Bank_MGT_174

Bank_MGT_175

Bank_MGT_176

Bank_MGT_177

Bank_MGT_178

Bank_MGT_179

Bank_MGT_180

Bank_MGT_181

Bank_MGT_182

Bank_MGT_183

Bank_MGT_184

Bank_MGT_185

Bank_MGT_186

Bank_MGT_187

Bank_MGT_188

Bank_MGT_189

Bank_MGT_190

Bank_MGT_191

Bank_MGT_192

Bank_MGT_193

Bank_MGT_194

Bank_MGT_195

Bank_MGT_196

Bank_MGT_197

Bank_MGT_198

Bank_MGT_199

Bank_MGT_200

Bank_MGT_117

Bank_MGT_118

Bank_MGT_119

Bank_MGT_120

Bank_MGT_121

Bank_MGT_122

Bank_MGT_123

Bank_MGT_124

Bank_MGT_125

Bank_MGT_126

Bank_MGT_127


Bank_MGT_128

Bank_MGT_129

Bank_MGT_130

Copyright CNPEM 2012.

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1 (<http://ohw.org/CERN/OHL/v1.1>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.



FMC1 DE SIG SE60DE100

FMC1_LA

FMC1_LA

FMC1_LA

FMC1_LA

FMC1_LA

FMC1_LA

FMC1_LA

FMC1_LA

FMC1_LA

FMC1_LA

FMC1_LA

FMC1_LA

FMC1_LA

FMC1_LA





FMC1_LA

FMC1_LA











FMC1_LA

FMC1_LA

Bank Migrated




Title	Number	Revision
A3	2014-12-13	Sheet of
Date: 2014-12-13		Sheet of
File: D:\Users\FMC\HPC1_SchDoc		Drawn By:



Cannot open file D:\Users\Greg\Documents\DESIGNS\TCA_RT8_SFP+PCB_RT8_v1.1\MISC\RTM_ClassD1.tif

Copyright CNPEM 2012.
 This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1 (<http://ohw.org/CERN/OHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Title		Revision	
Size	A3	Number	
Date:	2014-12-13	Sheet	of
File:	D:\Users\...RTM_CON_SchDoc	Drawn By:	



Default Output level is incorrect. Change PE settings.
 Default output state is TX disabled - GOOD

Enable clocks before FPGA configuration or create
 FPGA_GLOBAL_RESET core with timeout setting or just control
 PROGRAM_B properly :)

Copyright CNPEM 2012.

This documentation describes Open Hardware and is licensed under the CERN OHL v1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v1.1 (<http://ohwr.org/CERNOHL/>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v1.1 for applicable conditions.

Changed Names
 FMC -> FIN


ADDR1 Pin	ADDR0 Pin	I2C Device Address
0	0	0x90
0	1	0x92
1	0	0x94
1	1	0x96

Title		Revision	
Size	Number		
A3			
Date:	2014-12-13	Sheet of	
File:	D:\Users\... \Clock_management_SchDoc	Drawn By:	

Desired AC caps to match FIN Input
 Common Voltage 50mV - 3250mV

Output Common Mode Voltage of
 ADN4604SVZ is between 2V and
 3.5V

Copyright CNPEM 2012.
 This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1 (<http://ohw.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.



Optional PLL with SiLabs VCXO

Control voltage is +1.5V ±1V.
 Min. pull range is ±10 ppm for ±1V.
 Positive slope (Positive voltage for positive frequency shift).

DAC Vih = 2V so it accepts 2.5V CMOS signal

Changed LM336M-2.5/NOPB to TL431QDBVT... now we have proper 2.5V

CDCM61004 configuration:
 LVDS outputs
 PRESC DIV = 4
 FB DIV = 20
 OUT DIV = 4
 All config inputs have internal pull-ups.
 Input = 25 MHz
 Output = 125 MHz

Optional RC filter for 1-bit DAC from FPGA output. Can be used to fine tune Si571, which has a control voltage input.

Title		
Size	Number	Revision
A3		
Date:	2014-12-13	Sheet of
File:	D:\Users\...Clock_WR_SchDoc	Drawn By:

SATA naming is relative to HOST


Apply to all AMC ports: see table 6-1 PICMG AMC.0 R2.0 1.5.11.2006

For normal SATA cables apply:

B = HOST SATA RX

A = HOST SATA TX


There also Exist a Cross-Over SATA Cable so always there is a possibility to change that




Set Carrier to be SATA HOST
Added Serial Caps

RXes are CARRIER-OUTPUT


TXes are CARRIER-INPUT



Carrier is a HOST



OPTIONAL AMC PORTS ROUTING TO THE LVDS - CERN timing system requirement






OPTIONAL SATA/SAS PORTS ROUTING TO THE MGT

Copyright CNPEM 2012.

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (http://ohwr.org/CERNOHL). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Title		
Size	Number	Revision
A4		
Date:	2014-12-13	Sheet of
File:	D:\Users\...AMC-SATA.SchDoc	Drawn By:



INPUT FROM CROSSBAR

Copyright CNPEM 2012.

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

- FMC1_CLK0_M2C_N
- FMC1_CLK0_M2C_P
- FMC1_CLK1_M2C_N
- FMC1_CLK1_M2C_P
- FMC1_CLK2_BIDIR_N
- FMC1_CLK2_BIDIR_P
- FMC1_CLK3_BIDIR_N
- FMC1_CLK3_BIDIR_P


- FMC2_CLK0_M2C_N
- FMC2_CLK0_M2C_P
- FMC2_CLK1_M2C_N
- FMC2_CLK1_M2C_P
- FMC2_CLK2_BIDIR_N
- FMC2_CLK2_BIDIR_P
- FMC2_CLK3_BIDIR_N
- FMC2_CLK3_BIDIR_P

TO FMC CON



TO FPGA

Title		
Size	Number	Revision
A4		
Date:	2014-12-13	Sheet of
File:	D:\Users\...\FMC_Clocks.SchDoc	Drawn By:




A1	A0	SLAVE ADDRESS
GND	GND	1000 000
GND	VS+	1000 001
GND	SDA	1000 010
GND	SCL	1000 011
VS+	GND	1000 100
VS+	VS+	1000 101
VS+	SDA	1000 110
VS+	SCL	1000 111
SDA	GND	1001 000
SDA	VS+	1001 001
SDA	SDA	1001 010
SDA	SCL	1001 011
SCL	GND	1001 100
SCL	VS+	1001 101
SCL	SDA	1001 110
SCL	SCL	1001 111

Copyright CNPEM 2012.

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Title		
Size	Number	Revision
A4		
Date:	2014-12-13	Sheet of
File:	D:\Users\...UI_mon.SchDoc	Drawn By:




Added Resistors in USB



Copyright CNPEM 2012.

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Title		
Size	Number	Revision
A4		
Date:	2014-12-13	Sheet of
File:	D:\Users\...\USB_UART.SchDoc	Drawn By:



Added Resistor and schotky to Vbat



Copyright CNPEM 2012.


This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Title		
Size	Number	Revision
A4		
Date:	2014-12-13	Sheet of
File:	D:\Users\...RTCE.SchDoc	Drawn By:


SE60DE100

TCLKB_C_P	FMC1_CLK3_BIDIR_C_P	FMC1_CLK2_OUT_P
TCLKB_C_N	FMC1_CLK3_BIDIR_C_N	FMC1_CLK2_OUT_N
TCLKD_C_P	FMC2_CLK3_BIDIR_C_P	FMC2_CLK2_OUT_P
TCLKD_C_N	FMC2_CLK3_BIDIR_C_N	FMC2_CLK2_OUT_N
TCLKA_C_P		
TCLKA_C_N		
TCLKC_C_P	FMC2_CLK2_IN_N	
TCLKC_C_N	FMC2_CLK2_IN_P	
TCLKC_FMC1_N	FMC1_CLK2_IN_P	
TCLKC_FMC1_P	FMC1_CLK2_IN_N	
TCLKA_FMC1_P		
TCLKA_FMC1_N		

File format (.png) not supported



Title		
Size	Number	Revision
A3		
Date:	2014-12-13	Sheet of
File:	D:\Users\...Low jitter CLK bypass.SchD	
	Drawn By:	



TOP = COMPONENT SIDE 2

BTM = COMPONENT SIDE 1