

Update on FPGA tracking (focus on VHDL implementation)

Tuesday, 9 December 2014 17:10 (20 minutes)

Presenter: Dr LIANG, Yutie (Giessen University)