

Update of the PAnda STrip ASIC (PASTA)

Angelo Rivetti
INFN-Sezione di Torino, Italy

Design team:

Designers:

V. Dipietro, A. Riccardi (supported by Uni Giessen)-analog
A. Goerres – FZ Juelich – digital design

Technical Advisors:

A. Rivetti, M. Rolo

Specifications

Input capacitance: **5 pF to 25 pF**

Maximum rate per strip: **50 kHz**


Power consumption < **4mW/ch**

Channel per chip: **64**

Chip size: **4.5 mm x 5 mm**

Charge measurement: **40 fC**

Architecture: Binary with fast ToT



Architecture inspired by the TOFPET chip, but several upgrades necessary


• Building block **upgrades**


- ➔ TOFPET front-end designed for large signals (pC) and large capacitances (300 pF). Complete redesign of very front-end necessary
- ➔ TDC basically OK
- ➔ Digital logic functionally OK, but some “features” need to be fixed and SEU protection must be added
- ➔ Optimize functionality for strip environment


• **Technology upgrades: from IBM 130 nm to UMC 110 nm**


- ➔ Main implications: all the blocks need to be redesign from scratch
- ➔ Global layout modifications also necessary

Designed from scratch, converted, updated












N-strip linearity




P-strip linearity



P-strip linearity






Current Source
Generator


Time to Amplitude
Converter

Wilkinson ADC





$$\langle X \rangle = 32.0038$$

$$\sigma = 0.1079$$




- Many analog parameters need to be controlled and fined tuned for optimized chip performance
- Baseline design, but different optimization (=different layout, at least to some extent...a lot of work!)





TOFPET design: two different digital designs, one for TDC control and one for readout



PASTA design: all the logic merged into a single entity:

- + Reduction of timing hazards
- + Simplification of global routing.

- **Possibility of using different clock domains**
 - ➔ Reduced clock for the core logic (max data rate 1/3 than the one of TOFPET)
 - ➔ Core logic at reduced clock, output data transmission at full speed.
- **Configurable counters introduced on a channel and global basis**
 - ➔ Possibility to count SEU and event missed due to buffer overflow
- **Work done by a summer student in Juelich on the read-out system**
 - ➔ Handling the PASTA data format (e.g. 8b/10b encoding)
 - ➔ Graphical user interface for parameter download to the chip

• Analog

- ➔ Blocks designed at the schematic level: layout (handcrafted...) underway

• Digital

- ➔ New features implemented, automatic place and route being done.

➔ Outstanding issues:

- ➔ Some analog components give head ache in the verifications
- ➔ Issues in interfacing analog and digital design flow.
- ➔ Problems under investigation.....

Try to submit for November 3rd....