




Updates on the PASTA Chip Front-End

Valentino Di Pietro


II. Physikalisches Institut, JLU Gießen




Contents

- ① TOFPET front-end
 - Schematic
 - Performance
- ② Looking back to September
 - Front-end chain
 - Performance
- ③ Updates
 - Dual-polarity capable architecture
- ④ Conclusions and perspectives

PASTA Chip




PASTA Chip



BASED ON TOFPET


PASTA Chip

**NEW
DESIGN**




BASED ON TOFPET

TOFPET Front-End: Schematic




TOFPET Front-End: Schematic




TOFPET Front-End: Performance

LINEARITY




NOISE




SIMULATIONS BY MANUEL D. ROLO

TOFPET Front-End: Performance

LINEARITY




NOISE




SIMULATIONS BY MANUEL D. ROLO

Back to September




FRONT-END CHAIN

Back to September




**CAPABLE TO PROCESS ONLY
NEGATIVE POLARITY SIGNALS**

Back to September




Back to September

MAIN CAUSE OF THE
NON-LINEARITY OF THE SYSTEM




Back to September

MAIN CAUSE OF THE
NON-LINEARITY OF THE SYSTEM




Old Chain Performance

LINEARITY




NOISE



Updates

- Introduction of a dual-polarity capable architecture in the first stage *(based on the design made by the BNL group for ATLAS Muon Spectrometer Upgrade)*
- First attempts to optimize the ToT Stage in order to reduce the non-linearity observed for low charges
- Design of an hysteresis comparator in order to be less sensitive to the noise


BNL Architecture




SLIDE FROM “VMM – A SELF-TRIGGERED FRONT-END ASIC FOR ATLAS UPGRADES”

BY G. DE GERONIMO

PASTA Preamplifier Stage




PASTA Preamplifier Stage




**NEW OUTPUT
STAGE**

PASTA Preamplifier Stage




**NEGATIVE PLARITY
CONFIGURATION**


PASTA Preamplifier Stage




Negative Polarity Input: Linearity




Positive Polarity Input: Linearity




“Dynamic” ToT Stage




“Dynamic” ToT Stage




Negative Polarity Input



Negative Polarity Input



Positive Polarity Input



Details about the Threshold

- Considering a minimum event rate per channel equal to 1kHz, the threshold to have a noise frequency of 1% is:

$$V_{TH} = \sqrt{-2 \ln(4\sqrt{3} \cdot t_{peak} \cdot f_n)} \cdot V_{n,rms}$$

RICE, S.O. (1944). “MATHEMATICAL ANALYSIS OF RANDOM NOISE”

Details about the Threshold

- Considering a minimum event rate per channel equal to 1kHz, the threshold to have a noise frequency of 1% is:

$$V_{TH} = \sqrt{-2 \ln(4\sqrt{3} \cdot t_{peak} \cdot f_n \cdot V_{n,rms})}$$


PEAKING TIME

NOISE FREQUENCY


RMS NOISE

RICE, S.O. (1944). "MATHEMATICAL ANALYSIS OF RANDOM NOISE"


Negative Polarity Input: Noise




Negative Polarity Input: Noise



Positive Polarity Input: Noise



Positive Polarity Input: Noise



Some important parameters

Parameters ($Q_{in}=1fC$)	Negative Polarity Input	Positive Polarity input
ENC	$1.1ke^-$	$800e^-$
SNR ($Q_{in}=4fC$)	~ 52	~ 61
t_{peak}	21.6ns	23.9ns
Output rms Noise	1.6mV	3.8mV
Signal length ($Q_{in}=40fC$)	$\sim 430ns$	$\sim 400ns$

Old VS New chain

- ✓ Dual-polarity capability
- ✓ $ENC_{MAX}[C_{det}=20pF]$:
 $\sim 1.4ke^- \rightarrow \sim 1.1ke^-$ (ATLAS noise $\sim 1.5ke^-$)

x Maximum signal length: x2 before

Conclusions and Perspectives

- First two stages: ready for layout
- Last stage: under study
- Comparator: layout done

- Understand key parameters
- Layout all the stages
- Submit

Conclusions and Perspectives

- First two stages: ready for layout
 - Last stage: under study
 - Comparator: layout done
-
- Understand key parameters
 - Layout all the stages
 - Submit




**Thank you for your
kind attention**


Backup Slides

NIP Configuration

LINEARITY




RESIDUAL PLOT



PIP Configuration

LINEARITY



RESIDUAL PLOT

