



# PANDA FEE-DAQ Workshop



Sezione di Torino

## Update on the electronics for the MVD pixel detector

*G. Mazza*

*on behalf of the Torino MVD pixel group*




# Pixel Detector



Sezione di Torino

|                              |                                                            |
|------------------------------|------------------------------------------------------------|
| <i>Pixel size</i>            | $100 \times 100 \mu\text{m}^2$                             |
| <i>Chip active area</i>      | $11.4 \times 11.6 \text{ mm}^2$<br>(116 rows, 110 columns) |
| <i>dE/dx measurement</i>     | ToT, 12 bits dynamic range                                 |
| <i>Max input charge</i>      | 50 fC                                                      |
| <i>Noise floor</i>           | <32 aC (200 $e^-$ )                                        |
| <i>Input clock frequency</i> | 155.52 MHz                                                 |
| <i>Time resolution</i>       | 6.43 ns ( 1.86 ns r.m.s. )<br>12.86 ns ( 3.71 ns r.m.s. )  |
| <i>Power consumption</i>     | < 800 mW/cm <sup>2</sup>                                   |
| <i>Max event rate</i>        | $6.1 \cdot 10^6$                                           |
| <i>Total ionizing dose</i>   | < 100 kGy                                                  |






# ToPiX v4



Sezione di Torino



- \* Size : 3 mm × 6 mm
- \* CMOS 130 nm
- \* 640 pixel cells, 2×2×128 and 2×2×32 columns
- \* Hamming encoding and TMR pixel logic protection schemes
- \* Compatible with v3 sensors
- \* Clock frequency 160 MHz
- \* SEU protected EoC
- \* Serial data output (SDR and DDR)
- \* GBT-compatible SLVS I/O
- \* Submitted on Nov 18<sup>th</sup> 2013




# LVDS - SLVS



Sezione di Torino

- \* Size : 3 mm  $\times$  1 mm
- \* CMOS 130 nm
- \* Pinout matches ToPiX v4 one
- \* 7 LVDS in – SLVS out
- \* 9 SLVS in – LDVS out
- \* Submitted on Nov 18<sup>th</sup> 2013





# Analog cell



Sezione di Torino

Three improvements :

- \* Analog gain (*not ToT gain*) increase for better linearity in the sub 1 fC region
- \* Radiation tolerance of the clipping circuit
- \* Threshold control DAC linearization




# Analog gain




Sezione di Torino

*ToPiX v3*



*ToPiX v4*




Analog gain : 76 mV/fc (s)

Analog gain : 122 mV/fC (s)




# Analog gain - full range

*ToPiX v3*



*ToPiX v4*







# Clipping circuit



Sezione di Torino

- \* nMOS-based clipping circuit had problem with irradiation
- \* New pMOS based circuit








# Threshold linearization



- \* DAC threshold control is via current injection → control is not linear
- \* New I-V converter circuit introduced in the pixel cell (*J. Olave*)





$le\_reg$  and  $te\_reg$  are implemented via DICE-protected latches

$cfg\_reg$  is implemented with TMR/Hamming corrected DFF

Time stamp bus is NOT buffered at the pixel level



# Pixel cell SEU protection



- \* Leading edge and trailing edge registers will use latches with DICE scheme
  - \* 12 bits register size :  $4.8 \mu\text{m} \times 98.4 \mu\text{m}$
- \* Configuration register will use DFF. Two possible protection schemes :
  - ✓ Hamming encoding with self correction
  - ✓ Triple redundancy
- \* Automatic P&R for control logic and configuration register over an area of  $39.2 \mu\text{m} \times 98.0 \mu\text{m}$ . Occupancy is 82% for Hamming encoding and 90% for TMR.
- \* Total on-pixel digital area :  $50 \mu\text{m} \times 100 \mu\text{m}$  (as in ToPiX v3)




# New line driver



Sezione di Torino

Provides both reduced voltage swing and pre-emphasis or full voltage swing

*J.C.Garcia, J.A.Montiel, S.Nooshabadi*  
Adaptive Low/High Voltage Swing  
CMOS Driver for On-Chip Interconnects  
ISCAS 2007






# Time stamp transmission - pe



Sezione di Torino






# Time stamp transmission - no pe



Sezione di Torino






# Bus readout



Sezione di Torino





# Data format



Sezione di Torino

|    |              |    |          |     |
|----|--------------|----|----------|-----|
| 2  | 12           | 8  | 12       | 6   |
| 01 | Chip address | FC | Not used | ECC |

|    |               |                   |                    |
|----|---------------|-------------------|--------------------|
| 2  | 14            | 12                | 12                 |
| 11 | Pixel address | Leading edge time | Trailing edge time |

|    |             |     |     |
|----|-------------|-----|-----|
| 2  | 16          | 16  | 6   |
| 10 | # of events | CRC | ECC |

|    |                            |
|----|----------------------------|
| 2  | 38                         |
| 00 | idle code (Hex 3A55AA55AA) |

*Frame header packet*

*Data packet*

*Frame trailer packet*

*Idle packet*




# Other features



Sezione di Torino

|                                     |                   |                   |
|-------------------------------------|-------------------|-------------------|
| <i>Output frequency</i>             | <i>160 Mb/s</i>   | <i>320 Mb/s</i>   |
| <i>Time stamp counter frequency</i> | <i>160 MHz</i>    | <i>80 MHz</i>     |
| <i>Time stamp mode</i>              | <i>Binary</i>     | <i>Gray</i>       |
| <i>Idle packet</i>                  | <i>off</i>        | <i>on</i>         |
| <i>Analog timeout</i>               | <i>off</i>        | <i>on</i>         |
| <i>Detector type</i>                | <i>n-type</i>     | <i>p-type</i>     |
| <i>SLVS current control</i>         | <i>0000 (max)</i> | <i>1111 (off)</i> |
| <i>Driver pre-emphasis</i>          | <i>off</i>        | <i>on</i>         |






# GBT components



Sezione di Torino




Versatile Transceiver

$50 \times 14 \times 10 \text{ mm}^3$

$45 \times 15 \times 8 \text{ mm}^3$

(F.Vasey, J.Troska, C.Soos)

Proposed arrangement  
for CMS tracker (C.Soos)



GBTx  $10 \times 10 \text{ mm}^2$   
(P.Moreira et al.)



# GBT status



Sezione di Torino

- \* GBTX :
  - \* Final chip received, tests ~ ok. Production in 2h2014.
  - \* Max power consumption 2.2 W (with all functionality on)
- \* GBTIA :
  - \* Ready for production in 2h2014
- \* GBLD :
  - \* Current version (GBLD v4) can work up to 10 Gb/s with a power consumption of ~300 mW (with VCSELs)
  - \* A low power version (GBLD v5) targeted at VCSELs can work up to 5 Gb/s with a power consumption of ~200 mW (with VCSELs)
  - \* GBLD v4 will be produced in 2h2014





# GBLD v4.1 & v5





Sezione di Torino

5 Gb/s



10 Gb/s





# GBT plans



Sezione di Torino


- \* GBT chipset production foreseen in 2h 2014
- \* To be installed by LHC experiments during LS2 (2018)
- \* LpGBT : low power GBT
  - \* Target power consumption : 500 mW (*75% reduction !*)
  - \* Technology : CMOS 65 nm
  - \* 2 GBTX versions (LpGBT with SerDes only and full GBTX)
  - \* High bandwidth (4.8 Gb/s downlink, 4.8/9.6 Gb/s uplink)
  - \* Development will start in 2014
  - \* *Not yet an approved project...*




# Power regulator




- \* ToPiX power supply  $1.2 \text{ V} - I_{\text{DC}} \sim 1 \text{ A}$  ( estimated )  
*→ voltage drop on cables is not negligible*
- \* A DC-DC converter solution compatible with the radiation levels and the magnetic field of a silicon tracker is under development @ CERN for sLHC
- \* Current CERN version :  $V_{\text{IN}} 10 \div 12 \text{ V}$ ,  $V_{\text{OUT}} = 1.2 \div 3.3 \text{ V}$ ,  $I_{\text{OUT}} < 3 \text{ A}$
- \*  $V_{\text{OUT}} = 1.5 \text{ V}$ ,  $I_{\text{OUT}} < 3\text{-}4 \text{ A}$  now avail.
- \* Tests with ToPiX v3 ongoing



# Hybrid bus



The aluminum hybrid bus for the largest super module manages 6 readout circuits; the purchasing order for some samples was placed at CERN.





# Conclusions



*Sezione di Torino*

- \* ToPiX v4 has been submitted to foundry on Nov 18<sup>th</sup>
- \* Projected delivery date : Feb 14<sup>th</sup> 2014
- \* GBT project toward mass production in 6 months
- \* Tests on voltage regulators ongoing
- \* Low mass cables : prototype sent to CERN for production



**KEEP  
CALM  
AND  
NEVER SAY NO  
TO PANDA**



# MVD Meeting



Sezione di Torino

*Backup slides*



## ToPiX v3



*Sezione di Torino*


- Layout submitted on February 7<sup>th</sup> – received May 16<sup>th</sup> 2011
- 4.5x4 mm<sup>2</sup> die area
- CMOS 0.13  $\mu\text{m}$  DM technology
- Triple redundancy-based SEU protection
- End of column logic
- 160 Mb/s SLVS serial output
- Pads for bump bonding



# ToPiX v3 layout



Sezione di Torino




- \* 4.5 mm × 4 mm
- \* CMOS 130 nm
- \* Clock frequency 160 MHz
- \* bump bonding pads
- \* 2×2×128 columns
- \* 2×2×32 columns
- \* 32 cells EoC FIFO
- \* SEU protected EoC
- \* Serial data output
- \* SLVS I/O



# TID tests - ToT




Sezione di Torino



During irradiation

Annealing @ 80 °C



*Probably due to effects in the clipping circuit*



# ToPiX test results



Sezione di Torino

- \* At 160MHz can only read and program first ~32 pixels of each column
- \* At 50MHz (with pre-emphasis disabled) full operation
- \* S-curve working well (programmable internal test pulse)
- \* Baseline measurements ok
- \* On-pixel DACs characterised and correction applied
- \* Transfer function measurements in good agreement with simulations
- \* Acquisition system is working ( 4 boards )
- \* Tested in beam tests at CERN SPS and Julich COSY facilities
- \* TID (@X ray-CERN) and SEU (@SIRAD-LNL) tests done



# Open issues



Sezione di Torino


- \* Clock frequency
- \* Power consumption
- \* Radiation tolerance
  - \* TID effects
  - \* SEU effects



# Full chip estimate



Sezione di Torino



- \* Very rough estimate
- \* Still room for improvements (ToPiX v3 not really designed having low power in mind...)
- \* Time stamp column drivers taken from NA62 GtkTo → room for improvement
- \* *However, power is dominated by digital logic, therefore it is  $\propto f_{\text{clock}}$*



# GBLD I2C SEU results



Sezione di Torino

