



Monolithic Pixel Detectors for high-precision tracking in HI experiments

L. Musa - CERN



*International Conference on Science and Technology for FAIR in Europe
Worms, Germany, 13-17 October 2014*

Monolithic Pixel Sensors for high-precision tracking in HI experiments


OUTLINE

- ⦿ Pixel Detectors in HEP
- ⦿ Going beyond the performance of current Hybrid Pixel Detectors
- ⦿ CMOS Pixel Sensors
- ⦿ Use of CPS in HI experiments: STAR HFT, CBM MVD, ALICE ITS Upgrade

Disclaimer: this is not a review of Monolithic Pixel Detectors, but rather focuses on CMOS Pixel Sensors in HI experiments

The world of Silicon Pixel Detectors


Hybrid Pixel Detector



N. Wermes (Univ. of Bonn)

- Sensor based on **silicon junction detectors** produced in a **planar process**
- High resistivity wafers (few $\text{k}\Omega\cdot\text{cm}$) with diameters of 4" – 6"
- Specialized producers (~10 world wide) → **high cost**
- **Readout Chip**: ASIC - CMOS sub-micron technology
- **(Costly)** Interconnect technology based on **flip-chip bonding**

Monolithic Pixel Detector



N. Wermes (Univ. of Bonn)


- Charge generation volume integrated into the ASIC
- Exist in many different flavours: CCDs, CMOS MAPS, HV/HR CMOS, DEPFET, SOI, ...
- This talk will focus on CMOS Monolithic Active Pixel Sensors (CMOS MAPS) = CMOS Pixel Sensors (CPS)
 - **Standard industrial CMOS process**
 - **Thin, high granularity**

Pixel Detectors in HEP Experiments


Hybrid Pixel Detectors at the hart of the LHC Experiments

Different sensor technologies, designs, operating condition


ALICE



ATLAS




CMS



Parameters	ALICE	ATLAS	CMS
Nr. layers	2	3	3
Radial coverage [mm]	39 - 76	50 - 120	44 - 102
Nr of pixels	9.8 M	80 M	66 M
Surface [m ²]	0.21	1.7	1
Cell size (r ϕ x z) [μ m ²]	50 x 425	50 x 400	100 x 150
Silicon thickness (sens. + ASIC) - x/X ₀ [%]	0.21 + 0.16	0.27 + 0.19	0.30 + 0.19

Performance – Secondary vertex determination

Example: D^0 meson




Analysis based on decay topology and invariant mass technique

Open charm


Particle	Decay Channel	$c\tau$ (μm)
D^0	$K^- \pi^+$ (3.8%)	123
D^+	$K^- \pi^+ \pi^+$ (9.5%)	312
D_s^+	$K^+ K^- \pi^+$ (5.2%)	150
Λ_c^+	$p K^- \pi^+$ (5.0%)	60

ALICE, Int. J. Mod. Phys. A29 (2014) 1430044




Classical CMOS Pixel Sensor

- n-well charge collector in p-type epitaxial layer
- Signal generated in a high-resistivity ($> 1 \text{ k}\Omega\text{cm}$) epi-layer $\sim 20\mu\text{m}$ thick (larger values possible)
- (Early versions with thin and low resistivity epi-layer)
- MIP produces ~ 80 e-h pairs per micron
- epi-layer **not fully depleted**
- Charge collected by (mostly) diffusion and drift
- **Longer charge collection time**
- **More sensitive to radiation induced displacement damage in the epi layer**
- **Only one transistor type in the active area (NMOS)**
- Often use **rolling shutter architecture** for reading out the matrix




M. Winter et al. (IPHC)



Monolithic Pixel Detectors in HI Experiments


Owing to the industrial development of CMOS imaging sensors and the intensive R&D work within the HEP community (IPHC, RAL, ...)



Mimosa-1



Mimosa-2




Mimosa-3



Mimosa-4


...




Mimosa-26
2.7 cm²
(EUDET Telescope)

R. Turchetta, M. Winter


... several HI experiments have selected CMOS pixel sensors for their inner trackers



STAR HFT
0.16 m² – 356 M pixels



CBM MVD
0.08 m² – 146 M pixel




ALICE ITS Upgrade (and MFT)
10 m² – 12 G pixel

2014 - First CPS Detector

Synergy on sensor development

STAR Upgrade - Heavy Flavor Tracker (HFT)




L. Greiner (LBL) / CPIX-2014

TPC – Time Projection Chamber
(main tracking detector in STAR)

HFT – Heavy Flavor Tracker

- SSD – Silicon Strip Detector
- IST – Inner Silicon Tracker
- PXL – Pixel Detector



Tracking inward from the TPC with graded resolution




STAR Pixel Detector (PXL)

L. Greiner (LBL) / CPIX-2014


Mechanical support with kinematic mounts (insertion side)

power $\sim 160\text{mW}/\text{cm}^2$



- Insertion from one side
- 2 layers
- 10 sectors total (in 2 halves)
- 4 ladders/sector

Ladder with 10 MAPS sensors ($\sim 2 \times 2$ cm each)



carbon fiber sector tubes
($\sim 200 \mu\text{m}$ thick)

RDO Buffers / Drivers

MAPS

MAPS

2-layer kapton flex cable with Al traces

20 cm

STAR PXL – Detector Design Characteristics


DCA Pointing resolution	(12 ^(*) ⊕ 24 GeV/p·c) μm
Layers	Layer 1 at 2.8 cm radius Layer 2 at 8 cm radius
Pixel size	20.7 μm X 20.7 μm
Hit resolution	3.7 μm ^(*) (6 μm geometric)
Position stability	6 μm rms (20 μm envelope)
Radiation length first layer	x/X ₀ = 0.39% (Al conductor cable)
Number of pixels	356 M
Integration time (affects pileup)	185.6 μs
Radiation environment	20 to 90 kRad / year 2*10 ¹¹ to 10 ¹² 1MeV n eq/cm ²
Rapid detector replacement	~ 1 day

356 M pixels on ~0.16 m² of Silicon



L. Greiner (LBL) / CPIX-2014

(*) Simple geometric component, cluster centroid fitting gives factor of ~1.7 better

STAR PXL – CMOS Sensor




- Process: **0.35 μ m twin-well CMOS** process
 - NMOS only in pixel array \rightarrow any additional N-well used to host PMOS would compete for charge collection with sensing N-well diode
- RO architecture: **rolling shutter** column parallel readout with integrated zero suppression logic




C. Hu (IPHC) / CPIX-2014

STAR HFT – pointing resolution (preliminary!)




TPC + IST + PXL



L. Greiner (LBL) / CPIX-2014


- DCA resolution for TPC tracks with 1 IST + 2 PXL hits $\sim 30 \mu\text{m}$ at high p_T (better alignment still in progress will improve these results)
- Design goal for DCA resolution: $60 \mu\text{m}$ for kaons with $p_T = 750 \text{ MeV}/c$

MVD & STS




146 M pixels
832 cm²

MVD Station 0



4 planar stations close to the target, vacuum operation

$x/X_0 \sim 0.3\%$





CBM MVD – Detector Design Characteristics

J. Stroth (GSI and U. Frankfurt)



Pointing resolution	50 μm (along beam axis)
4 Planar Stations	First Station at 5cm Last station at 20cm
Pixel size	O (20 μm X 32 μm)
Hit resolution	< 10 μm
Radiation length first station	$x/X_0 = 0.3\%$ (Al conductor cable)
Number of pixels	146 M
Integration time	32 μs
Radiation environment	10^{13} 1MeV $n_{\text{eq}}/\text{cm}^2$ (SIS 100 lifetime)
Readout	continuous

146 M pixels on $\sim 0.08 \text{ m}^2$ of silicon


Large-area CVD-diamond carrier




Prototype (double-sided with M26-AHR), validated in-beam




Customized FEE & DAQ, probe-testing of thin sensors



The Current ALICE Detector





The Current ALICE Inner Tracking System



Current ITS


6 concentric barrels, 3 different technologies

- 2 layers of silicon pixel (SPD)
- 2 layers of silicon drift (SDD)
- 2 layers of silicon strips (SSD)




ALICE ITS Upgrade – Impact parameter resolution

Very good MC description



ALICE, Int. J. Mod. Phys. A29 (2014) 1430044

Very weak dependence on the colliding system



ALICE, Int. J. Mod. Phys. A29 (2014) 1430044

60-70 μm at $p_T = 1\text{GeV}/c$

Upgrade design objectives

1. Improve impact parameter resolution by a factor of ~ 3

- Get closer to IP (position of first layer): 39mm \rightarrow 22mm
- Reduce x/X_0 /layer: $\sim 1.14\%$ \rightarrow $\sim 0.3\%$ (for inner layers)
- Reduce pixel size: currently $50\mu\text{m} \times 425\mu\text{m}$ \rightarrow $O(30\mu\text{m} \times 30\mu\text{m})$

2. Improve tracking efficiency and p_T resolution at low p_T

- Increase granularity:
 - 6 layers \rightarrow 7 layers
 - silicon drift and strips \rightarrow pixels


3. Fast readout

- readout Pb-Pb interactions at > 50 kHz and pp interactions at \sim several 10^5 Hz (currently limited at 1kHz with full ITS and ~ 3 kHz without silicon drift)

4. Fast insertion/removal for yearly maintenance

- possibility to replace non functioning detector modules during yearly shutdown

Install detector during LHCC LS2 (2018-19)



CERN-LHCC-2013-24








J. Phys. G (41) 087002

New ITS Layout

η coverage: $|\eta| \leq 1.5$


r coverage:
22 – 400 mm





PIXEL Chip

Monolithic PIXEL chip using Tower Jazz CMOS 0.18 μm

- Chip size: 15mm x 30mm
- Pixel pitch $\sim 30 \mu\text{m}$
- Spatial resolution $\sim 5 \mu\text{m}$
- Power density $< 100 \text{ mW/cm}^2$
- Three architectures under study





Deep p-well allows truly CMOS circuit inside pixel




PIXEL Chip Prototypes – Experimental Results

(MISTRAL)

MIMOSA-22-THR-A1 (IPHC/IRFU), performance from digital output pixel size ($22 \times 33 \mu\text{m}^2$) and in-pixel circuitry as proposed for final chip (MISTRAL)



MIMOSA-22THRA




Detection efficiency and fake hit rate (DESY, e^- @ 4.4 GeV/c electron beam)

HR20 = epi-layer from different vendor: $6\text{k}\Omega\text{cm}$, $20\mu\text{m}$ thick


PIXEL Chip Prototypes – Experimental Results

ALPIDE




pALPIDE: sizeable prototype of final chip (digital output)

Explorer: prototype chip with analogue output



Measurements at DESY test beam (4.4 GeV electron beam) – Sep 2013

Explorer chip, performance of pixel chip from analogue output, pixel size: $20 \times 20 \mu\text{m}^2$



pALPIDE chip, performance of pixel chip from digital output, pixel size: $22 \times 22 \mu\text{m}^2$

Threshold / Noise: 20

Detection efficiency: 99.7%

Fake hit rate $< 10^{-8}$

Spatial resolution $\sim 5 \mu\text{m}$

FSBB-M0 – Full Scale Building Block of MISTRAL

FSBB-M0 (Full Scale Building Block Mistral 0)

- **About 1/3 of a complete sensor** (approx. **9mm x 17mm**)
- 416 x 416 pixels of $22\mu\text{m} \times 33\mu\text{m}$ (final chip **$36\mu\text{m} \times 62\mu\text{m}$**)
- $40\mu\text{s}$ integration time (final chip $\sim 20\mu\text{s}$)
- Full chain working (front-end, discr., zero suppression)
- 25 sensors characterized showing similar noise performance




Figure: Two FSBB M0

- Dimensions: **30mm x 15 mm**
- About 0.5 M pixels $28\mu\text{m} \times 28\mu\text{m}$
- **40 nW front-end ($4.7\text{mW} / \text{cm}^2$)**
- $\sim 40\text{mW}/\text{cm}^2$ total
- Allows reverse substrates bias to increases depletion volume
- 4 sectors with different pixels




Figure: picture of pALPIDEfs

Chips under characterization at PS and SPS test beam
Results soon!


Conclusions

- Thin CMOS Pixel Sensors improve substantially the position resolution of vertex and tracking detectors
 - ✧ High granularity and position resolution, low material budget
- Large scale production available at low cost (relative to HPD)
- State-of-the-art CMOS Pixel sensors (partially depleted) can be used in applications with neutron fluency up to $\sim 10^{13} \text{ cm}^{-2}$
- First vertex detector based on CMOS Pixel Sensor installed and successfully operated in the STAR experiment
- Intensive R&D with novel technology for the development of improved monolithic pixel detectors for CBM and ALICE
 - Reduce integration time: $<10\mu\text{s}$
 - Increase radiation hardness: $\sim 10^{13} \text{ n cm}^{-2}$
 - Reduce power consumption: $<50\text{mW cm}^{-2}$


SPARES

Why use Silicon Pixels in HEP experiments

Silicon Pixel Detectors are high granularity detectors, which provide unambiguous and precise hit information in a harsh environment close to the interaction point



LHC Pb-Pb collision (ALICE, Sep 2011)



LHC pp collisions: a candidate Z boson event in the dimuon decay with 25 reconstructed vertices. (ATLAS, April 2012)

- Position resolution down to few microns
- Unambiguous hit information in high track density region
- **High resolution** for determination primary and secondary vertex
- **Fast readout**
- High level of **radiation hardness**

Pixel Detectors in HEP – Short historical excursus

First use in HEP Experiments: CCDs used early 1980s in SLD/SLAC and NA11/32 CERN

“The silicon micropattern detector: a dream?”


E.H.M Heijne, P. Jarron, A. Olsen and N. Redaelli, *Nucl. Instrum. Meth. A 273 (1988) 615*

“Development of silicon micropattern detectors”


CERN RD19 collaboration, *Nucl. Instrum. Meth. A 348 (1994) 399*

1995 – First Hybrid Pixel detector installed in WA97 (CERN, Omega facility)

1996/97 – First Collider Hybrid Pixel Detector installed in DELPHI (CERN, LEP)




E. Heijne, E. Chesi



CERN – WA97 Experiment (1995)

- 5 x 5 cm² area
- 7 detector planes
- ~0.5 M pixels
- Pixel size 75 x 500 μm²
- 1 kHz trigger rate
- Omega2 chip





Work carried out by RD19 for WA97 and NA57/CERN

No-field, Pb-Pb, 153 reconstructed tracks


Beyond Hybrid Pixel Detectors ...

- Limited number of sensors producers (~10 world-wide)
- no industrial scale production → **high cost**




Azom.com

- Complex and **costly** interconnection between sensors and ASIC
- Interconnection technology (micro-bump bonding) limits:
 - **pitch** (currently ~30µm)
 - input capacitance → **power**



VTT Microelectronics Centre



Fraunhofer IZM

Lower production cost
 Higher integration (pitch, x/X_0)
 Lower power (x/X_0 , cost)

Pixel Detectors in HEP – Inner Tracking Region

	Inter. Rate (Hz)	Particle Rate [kHz/mm ²]	Fluence [n_{eq}/cm^2 per lifetime]	Ionization dose [Mrad per year]
LHC ($10^{34} \text{ cm}^{-2}\text{s}^{-1}$)	10^9	10^3	2×10^{15}	79
HL-LHC ($10^{35} \text{ cm}^{-2}\text{s}^{-1}$)	6×10^{10}	10^4	2×10^{15}	> 500
LHC HL-HI ($6 \times 10^{27} \text{ cm}^{-2}\text{s}^{-1}$)	10^5	10	$< 10^{13}$	0.1
RHIC ($8 \times 10^{27} \text{ cm}^{-2}\text{s}^{-1}$)	10^5	3.8	few 10^{12}	0.2
FAIR CBM	10^6		10^{13}	0.1
SuperKEKB ($8 \times 10^{35} \text{ cm}^{-2}\text{s}^{-1}$)		400	3×10^{12}	10
ILC ($10^{34} \text{ cm}^{-2}\text{s}^{-1}$)		250	10^{12}	0.4

Monolithic Pixels

- Lower rates
- Lower radiation
- Smaller Pixels
- Less material

Examples: STAR HFT, BELLE II, CBM, ALICE Upgrade

Hybrid Pixels

- High rates
- High radiation

Examples: ATLAS, CMS, NA62

CMOS Pixel Sensors – Radiation tolerance


Transistor radiation tolerance comes for free for deep sub-micron CMOS and improved design layout

Charge collection by diffusion suffers from radiation damage beyond 10^{13} n cm⁻²

High Resistivity epi layer


Deplete epi-layer to collect charge by drift

Charge_Collection




T. Hemperek (Uni. Bonn) – CPIX 2014

Charge_Collection



T. Hemperek (Uni. Bonn) – CPIX 2014

Charge_Collection





T. Hemperek (Uni. Bonn) – CPIX 2014

Monolithic Pixel Detector

Low Power – Low Mass

The actual silicon thickness is only part of the detector material thickness and can be of the order of 50 μm (e.g. STAR PXL, CBM MVD, ALICE ITS Upgrade)



ALICE, *J. Phys. G* (41) 087002

The power consumption will impact material budget through cables and cooling

W. Snoeys, NIMA 731 (2013) 125-130

Analogue power depends on charge collected (Q) over the electrode capacitance (C)

For constant S/N at a certain bandwidth

$$P \sim \left(\frac{S/N}{Q/C} \right)^m \longrightarrow P \sim \left(\frac{Q}{C} \right)^{-m}$$



$$2 \leq m \leq 4$$

ATLAS SPD ($50 \times 425 \mu\text{m}^2$): $C_{\text{det}} \sim 100 \text{ fF}$

ALICE ITS upgrade ($30 \times 30 \mu\text{m}^2$): $C_{\text{det}} \sim 5 \text{ fF}$

How integration time and pile-up affect performance

ALICE ITS Upgrade




At 50 kHz Pb-Pb interaction rate

$\langle \text{pile-up} \rangle$ @ 20 μs integration time: 1 central + 1 minimum bias

At 200 kHz pp interaction rate

$\langle \text{pile-up} \rangle$ @ 20 μs integration time: 5 interaction



Sensors: IPHC Strasbourg
 M. Deveaux, D. Doering, S. Strohaner, CBM/IKF Frankfurt

*MIMOSA-34: EPI = 20μm, 1-6kΩ cm (not controlled), wafer from external provider

FSBB-M0 – Full Scale Building Block of MISTRAL

FSBB-M0 (Full Scale Building Block Mistral 0)

- About 1/3 of a complete sensor (approx. 9mm x 17mm)
- 416 x 416 pixels of 22 μm x 33 μm (final chip 36 μm x 62 μm)
- 40 μs integration time
- Full chain working (front-end, discr., zero suppression)
- 25 sensors characterized showing similar noise performance
- **Test beam measurements at SPS in October**







Figure: Two FSBB M0

M. Winter (IPHC) – CPIX2014



Temporal Noise

Fixed Pattern Noise

pALPIDEs – A full-scale prototype of ALPIDE

- Dimensions: 30mm x 15 mm
- About 0.5 M pixels $28\mu\text{m} \times 28\mu\text{m}$
- 40 nW front-end ($4.7\text{mW} / \text{cm}^2$)
- $\sim 40\text{mW}/\text{cm}^2$ total
- Allows reverse substrates bias to increase depletion volume
- 4 sectors with different pixels





Figure: picture of pALPIDEs




Sector	nwell diameter	Spacing	pwell opening	Reset
0	2 μm	1 μm	4 μm	PMOS
1	2 μm	2 μm	6 μm	PMOS
2	2 μm	2 μm	6 μm	Diode
3	2 μm	4 μm	10 μm	PMOS

P. Yang (CERN & CCNU) – PIXEL2014

- In-matrix sparsification using priority-encoder logic
- No high-speed output link in this version



pALPIDEfs – measurements at PS test beam



- 99% efficiency at fake hit rate of 10^{-5} achievable (only 20 pixels masked) at 0V
- Reverse substrate bias (V_{BB}) provides additional margin
- Telescope based on a Stack-up of 6 or 7 layers of pALPIDEfs
- Spatial resolution (including tracking error of $\sim 3\mu\text{m}$): $5.5\mu\text{m}$