


# DAQ: WG issues & Status of TDR

H.Simon A. Charpy

## MENU

1. Building blocks in discussion
2. TDR presentation



# NUSTAR DAQ: Providing building blocks and links ...

- Integration of ,foreign' systems
  - GET, AGATA, ...
- Flexible trigger scheme
- Time
  - event stamping and TOF
- Controls
  - run control, experiment control & accelerator
  - storage of parameters
- Data Flow






# Flexible Coupling

- H.T. Johansson/CTH


## Serial trigger Cave C - (FRS) - Cave C



Easy deployment:

- Uni-directional protocol
- 1 cable of 'any' kind
- (DT return also needed) (2<sup>nd</sup> cable)
- No 'handshake' startup - easy setup:
  1. Start sender,
  2. Follow signal (scope),
  3. Receiver auto-sync ('any' frequency)
- Loss of  $\leq 3$  bits/msg  $\rightarrow$  error-correction


- Coupling with timestamps (TRB, indep. DAQs)
- Trigger/Timestamp distribution (several 100m)




**Components & software are readily available**



# Time distribution: (a) BuTiS




verfügbare BuTiS LWL-Kabelwege



# Performance: Accuracy and Precision ...

J. Frühauf, K. Koch, N. Kurz, P. Moritz, B. Zipfel

Time Diff: Mod Cha: 3, 0 - Mod Cha: 2, 0 15:37:18





Diff Time: test cha 1 - 0	
Entries	2422422
Mean	-3864
RMS	13.44
Underflow	0
Overflow	0
Integral	2.422e+06

Q1/2013

Optical distance ~2 km!

Path compensation

→ Better than 50ps design goal !




• NUSTAR Helsinki







# Open Issues (under discussion)



- Settings and Setup descr.:
  - where and how to store them ?
- SCADA functionality
- Feedback Loops
  - Interaction with controls

Common solutions (e.g. EPICS) again under discussion ...

- Interaction with accelerator controls
- Middleware needed ?

So eventually we write it down !


→ TDR → Alexandre





# AGATA coupling – data flow merging/coupling

N. Kurz, S. Pietri, H. Schaffner, X. Grawe






Two parallel data flows

AGATA needs Tracking information for Doppler correction

FRS needs Gamma data to optimize beam

Common time stamps

# Precision timing (<50ps) vs. Campus Clock









# BuTiS fibre distribution system

P. Moritz/B. Zipfel




# Optical Receiver Station Prototypes: 6/2011





# Along the line: Flexible Trigger electronics

H.T. Johansson/CTH



**VULOM**  
(VME universal logic module)

by J. Hoffmann, **GSI**

Original TRLO firmware  
by J. Frühauf, **GSI**

# VA-TA Si-Detector controlled by Logic Module

**M.Holl** / TU-Darmstadt **P. Schakel** / KVI

VA-TA ASIC  
= Preamp  
+ Trigger (TA)  
+ Sample & Hold (VA)  
→ MUX out




Interface Board

VA/TA Board  
(256 Channel)



Vulom (Sequencer)  
+ SIS3302 (sampling ADC)  
+ **Firmware**





# Software ff.: New VME library

A. Charpy, B. Löher, H. Johansson (CTH&EMMI)

```
RIO4 (r4-12)
```

```
{  
    multi_event_mode = true; // hmm, more global than this rio even?
```

**DAQ mode**

```
VME_CRATE (crate1)
```

```
{
```

```
    CAEN_V775 (tdc1)
```

```
    {  
        address      = 0x00400000;  
        virtual_slot = 1;  
        setting_xy   = 100 ns;  
        [...]         
    }
```

**Module setup**

```
    CAEN_V785 (adc1)
```

```
    {  
        address      = 0x00410000;  
        virtual_slot = 2;  
    }
```

```
}
```

```
}
```

Parsed Config file  
→ no compilation !  
sane defaults


Features:

Config check & dump  
Test programmes

# Further steps: FPGA TDC; replacing TAC27 ASICS → multihit/deadtime-free readout

The 10-ps Wave Union TDC:  
Improving FPGA TDC Resolution beyond Its Cell Delay  
Jinyuan Wu and Zonghan Shi

IEEE Nuclear Science Symposium Conference Record, 2008. NSS '08.



GSI implementation  
E. Bayer, M. Traxler,  
N. Kurz

TABLE I  
PARAMETERS OF SEVERAL TDC SCHEMES

Device: EP2C8T144C6, Price: \$28 (April 2008),  
Operating Frequency: 400MHz, Total Logic Elements: 8256

	Max bin width	Av bin width	$\Delta T$ RMS error	Dead Time	Delay Chain Length	Logic Element Usage
Un-calibrated TDC	165ps	60ps	58ps	2.5ns	64	1621 (20%)
Plain TDC	165ps	60ps	40ps	2.5ns		
Wave Union TDC A	65ps	30ps	25ps	5ns		6851 (83%) 8 CH
Wave Union TDC B			10ps	45ns		




# First steps 09/2011 field test (J. Taieb/J. Belliure test exp.)



# Event labels: White Rabbit


T. Włostowski/CERN



- Extension to Ethernet providing
  1. A common clock via synchronous ethernet + compensation from PHY clock (PTPv2@125MHz IEEE1588 + compensation) 10MHz with ~1ns precision and ~100ps accuracy
  2. A real time Protocol with guaranteed latency

## + Fixed latency communication

- Functionality of the White Rabbit switch



SP packets are fragmented in the switch if they collide with HP packets

T. Fleck