

An alternative online tracking algorithm using STT




Yutie Liang, Hua Ye, Martin Galuska, Jifeng Hu, Wolfgang Kühn,
Jens Sören Lange, David Münchow, Björn Spruck

II. Physikalisches Institut, JUSTUS-LIEBIG-UNIVERSITÄT GIESSEN
Sep. 10 2013

Outline

1. Introduction
2. Road finding and momentum calculation
3. Performance study
4. VHDL implementation
5. Summary and outlook


Straw Tube Tracker(STT)



- 4636 Straw tubes
- 23-27 planar layers
 - 15-19 axial layers(**green**) in beam direction
 - 4 stereo double-layers for 3D reconstruction, with ± 2.89 skew angle(**blue/red**)

From STT : Wire position + drift time

Road finding



2: Combine hits of two adjacent layers,
keep effective combinations (in red color)

Layer 0 & 1: $1 \rightarrow 3 \parallel 2 \rightarrow 3 \parallel 1 \rightarrow 4 \parallel 2 \rightarrow 4$

Layer 1 & 2: $3 \rightarrow 5 \parallel 4 \rightarrow 5 \parallel 3 \rightarrow 6 \parallel 4 \rightarrow 6$

Easy to parallel design.

4: Calculate momentum for each tracklet.

1: Sort hits, and fill into array
 $\text{array_layer_0} \leq (1, 2)$
 $\text{array_layer_1} \leq (3, 4)$
 $\text{array_layer_2} \leq (5, 6)$


3: Connect these combinations and
form tracklets

$1 \rightarrow 4 + 4 \rightarrow 5 \dots = 1 \rightarrow 4 \rightarrow 5 \rightarrow 8 \rightarrow 9$

$2 \rightarrow 3 + 3 \rightarrow 6 \dots = 2 \rightarrow 3 \rightarrow 6 \rightarrow 7 \dots$

If some where broken, a further step to
connect them...

Calculation of circle parameters



Known : x_i, y_i, r_i

Question: To determine a circle,

$$x^2 + y^2 + ax + by + c = 0$$

Method: Minimize the equation

$$E^2 = \sum (x_i^2 + y_i^2 + a x_i + b y_i + c)^2$$

1) $c = 0$

2) include drift circle as weight, W_i




$$\begin{pmatrix} S_{xx} & S_{xy} & S_x \\ S_{xy} & S_{yy} & S_y \\ S_x & S_y & N \end{pmatrix} \begin{pmatrix} a \\ b \\ c \end{pmatrix} = \begin{pmatrix} -S_{xxx} - S_{xyy} \\ -S_{xxy} - S_{yyy} \\ -S_{xx} - S_{yy} \end{pmatrix}$$

$$S_x = \sum x_i \quad \dots$$

$$S_{xx} = \sum x_i x_i \quad \dots$$

$$S_{xxx} = \sum x_i x_i x_i \quad \dots$$

Performance study




(2): $c = 0$


(3): $c = 0, W_i = (1/di)^2$

Performance study – multi tracks

Event example 1







Event example 2




A further step to clean up fake tracks is not applied.



Performance study – single track




To improve the momentum resolution



$0.2\text{GeV}/c$	0.195 ± 0.0068	0.195 ± 0.0068
$0.5\text{GeV}/c$	0.5 ± 0.0212	0.5 ± 0.0164
$1.0\text{GeV}/c$	0.99 ± 0.0595	1.0 ± 0.0317
$2.0\text{GeV}/c$	1.85 ± 0.213	2.0 ± 0.073



Performance study – with background



VHDL implementation

1: Road finding: Using status machine to control the following procedures.


- 1) Hit sorting: fill hit into array_layer_id according to layer ID
- 2) Combine hits from two adjacent layers
- 3) Form a tracklet by attaching hit layer by layer
tracklet_inner : layer 0-7
tracklet_outer: layer 8-15
- 4) Combine tracklet_inner and tracklet_outer. Not done yet.

For one event with 100 hits: 1) 100 clock cycles (cc) 2) ~ 600cc 3) ~100cc
→ 8000 ns (if FPGA running at 100MHz)

VHDL implementation

2: Momentum calculation

$$a = Syy * (-Sxxx - Sxyy) - Sxy * (-Sxxy - Syyy);$$






Pipelined, 4 clock cycles delay

Setup and test

PC as data source and receiver.

- Ethernet.
- Optical link (UDP by Grzegorz Korcyl)
(not integrated yet)

Ethernet via
Optical Link



Data Check

clk	0	fff438710...	ffedddfl1db00	ffe5562e0933	ffc9d46bfcc	ffa1ca31fcde
syyxsxxx_syyy[47:0]	ffc9d46bfccc	fff436aa3...	ffeddc88a8bc	ffe54e4239d8	ffc954bcde0e	ffa0cff2bac0
sxyxsxxx_syyy[47:0]	ffc954bcde0e	fff1551d1...	ffe9642cec78	ffd17cb46d4	ffbed8ba5c8e	ff90303d4554
sxyxsxxx_syyy[47:0]	ffbed8ba5c8e	fff150112...	ffe95ed0fb18	ffd055bc018	ffbe12191371	ff8eb6644e80
sxxxxsxyy_syyy[47:0]	ffbe12191371	00000015...	000001bcb65c	000002255d97	0000051124ac	0000174dd608
deta[47:0]	0000051124ac	00000010...	0000001c6d157	0000001693244	000007ebcf5b	00007faflebe
a1[47:0]	000007ebcf5b	fffffc9310...	fffffaf416fa	fffffaa40ea0	fffffed907944	ffff395eb6e3
b1[47:0]	fffffed907944					

- Input package: 8-bit binary data

00000000

Flag bits: Bit 0,1

01: head	00: body
10: tail	11: invalid

- Output package: 8-bit binary data

000000290	00 00 00 00 00 00 00 ff	ff 00 00 00 00 00 00 00	00 00 00
0000002a0	00 00 00 00 00 00 00 ff	ff 00 01 01 01 01	07 00 00
0000002b0	00 00 00 00 00 00 00 f2	ac 19 03 c6 69 eb	00 00
0000002c0	00 00 00 00 00 00 ff 00	00 ff ff ff ff ff	ff 00 00
0000002d0	00 00 00 00 00 00 ff 00	00 fe fc fa fa ed	00 00 00
0000002e0	00 00 00 00 00 00 ff 0b	4e 90 93 f4 a4 90	00 00 00
0000002f0	aa 00 00 00 00 00 00 00	00 00 00 00 00 00 00 00	00 00 00

$$x_c = a1/deta /(-2) := -71.48\text{cm}$$

$$y_c = b1/deta /(-2) := 106.32\text{cm}$$

$$R = \sqrt{x_c^2 + y_c^2} := 128.12\text{cm}$$

Device utilization Summary

Sitcp + Road finding + Momentum calculation

Device Utilization Summary			
Logic Utilization	Used	Available	Utilization
Number of Slice Flip Flops	9,258	50,560	18%
DCM autocalibration logic	14	9,258	1%
Number of 4 input LUTs	18,291	50,560	36%
DCM autocalibration logic	8	18,291	1%
Number of occupied Slices	12,890	25,280	50%
Number of Slices containing only related logic	12,890	12,890	100%
Number of Slices containing unrelated logic	0	12,890	0%
Total Number of 4 input LUTs	18,832	50,560	37%

- A: Only Sitcp B: Sitcp + momentum calculation module
C: Sitcp + Road finding + Momentum calculation

	A	B	C
Number of Slice Flip Flops :	9%	11%	18%
Number of occupied Slices:	14%	19%	50%

Summary and Outlook


- One new algorithm is studied, and looks promising.
 - Road finding: Not all done yet
 - Momentum calculation: small, fast, precise.

Next to do:

- Finish the road finding part.

Thank you

Calculation of circle parameters



```
00000400  00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00  
*  
00000490  00 01 02 03 04 05 06 07  00 00 00 00 00 00 00 00  
000004a0  10 11 12 13 14 15 16 17  00 00 00 00 00 00 00 00  
000004b0  1f 20 21 00 00 00 00 00  00 00 00 00 00 00 00 00  
000004c0  00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00
```

PANDA@20MHz. 2×10^7 events/second

1 event: ~3 tracks/event * ~16 hits/track * ~ 2 (overlap factor) \rightarrow ~100 hits/event

When dividing STT into 16 layers, ~6 hits/layers. $6 \times 6 \times 15 = 540$ combinations
~1~2 clock cycles/combination. \rightarrow 500~1000 clock cycles/event

If FPGA running at 100MHz, $(500\text{--}1000) \times 10\text{ns} / 50\text{ns}$ \rightarrow 100~200 FPGA \rightarrow 25~50 CN

(Only momentum calculation part)

Device utilization Summary

Device Utilization Summary			
Logic Utilization	Used	Available	Utilization
Number of Slice Flip Flops	4,584	50,560	9%
DCM autocalibration logic	14	4,584	1%
Number of 4 input LUTs	4,245	50,560	8%
DCM autocalibration logic	8	4,245	1%
Number of occupied Slices	3,705	25,280	14%
Number of Slices containing only related logic	3,705	3,705	100%
Number of Slices containing unrelated logic	0	3,705	0%
Total Number of 4 input LUTs	4,776	50,560	9%

Number of Slice Flip Flops	5,869	50,560	11%
DCM autocalibration logic	14	5,869	1%
Number of 4 input LUTs	5,963	50,560	11%
DCM autocalibration logic	8	5,963	1%
Number of occupied Slices	5,023	25,280	19%
Number of Slices containing only related logic	5,023	5,023	100%
Number of Slices containing unrelated logic	0	5,023	0%
Total Number of 4 input LUTs	6,500	50,560	12%

Number of Slice Flip Flops	9,258	50,560	18%
DCM autocalibration logic	14	9,258	1%
Number of 4 input LUTs	18,291	50,560	36%
DCM autocalibration logic	8	18,291	1%
Number of occupied Slices	12,890	25,280	50%
Number of Slices containing only related logic	12,890	12,890	100%
Number of Slices containing unrelated logic	0	12,890	0%
Total Number of 4 input LUTs	18,832	50,560	37%