

A 32-channel, 14-bit, dual range, 80-125 MSPS ADC for the EMC-Endcap

		1 31		(
						•••
+2,50 • • • • • • • • • • • • • • • • •		+2.50 0 0 0 ± 0 0 0 0 0 2 0 0 0 0 ± 2 0 0 0 0 0 0				
C 4 9		E E E E E E E E E E E E E E E E E E E	}+ € \$400H			
				AC AC		
HON	PI UX			RTE/ NLX1391 BOSESSA		
	In the second se	s a	dia ar	5	Luz Luz	
	U5_A2	_A3U5_A4	U5_A5	U5_A6	U5_A7 U5_A6	• *
LT LINEAR LTM9009Y-14 LTM9009Y-14 LMM0dule	LTM9009Y-14 LTM9009Y-14 MModule U704 LTM90	D9Y-14 LTM9009Y-14 LTM9009Y-14 Jule J7A5 1109WY	LTM9009Y-14 MModule	LTM9009Y-14 µModule 17745 10000Y	CUINEAR 9009Y-14 Iodule	
	WH					

Pawel Marciniewski, PANDA Collab. Meeting, GSI, 12.12.2012



UPPSALA UNIVERSITET

ADC for EMC-Endcap

Design Idea





Pawel Marciniewski, FEE Meeting, Rauischholzhausen 12.04.2012

UPPSALA UNIVERSITET

- identyfying componenets

KVI – shaper / active filter





UPPSALA UNIVERSITET

ADC for EMC-Endcap - Ready prototype





UPPSALA UNIVERSITET

ADC for EMC-Endcap - Ready prototype













UPPSALA

ADC for EMC-Endcap Noise – amplitude spectrum

ADC noise





ADC for EMC-Endcap - 1V pulse - bipolar





ADC for EMC-Endcap - 60 mV pulse - bipolar













Analog (LDO filtered)

+2.2V (1.8V) – 3.2A (ADC)	7.0 W
+2.9V (2.5V) – 1A (AMP)	2.9 W
Digital	
+1.0V – 6A (FPGA)	6.0W
+1.2V – 1.2A (FPGA)	1.5W
+1.8V - 0.8A (ADC)	1.5W
+2.5V – 3.0A (FPGA)	7.5W
+3.3V – 0.4A (PLL), 0.5A(SFP)	1.3W

TOTAL NETTO POWER28 W



UPPSALA UNIVERSITET

ADC for EMC-Endcap - Encapsulation and Cooling





ADC for EMC-Endcap - Encapsulation and Cooling



Courtesy KVI



K

ADC for EMC-Endcap - Encapsulation and Cooling





UPPSALA

ADC for EMC-Endcap - Development - Time plan



V1.1 – June 2013

* Design clean-up * 64 – channels with individual gain and filter settings. "Basel" preamp configuration – 32-ch. with gain G = 0.2(currently G = 1)32-ch. with gain G = 2(currently G = 16) * Block connectors – Samtec ERF8-049-XX-X-D-RA (currently uFL)

V2.0 – December 2013

* Low-power symmetrizing op-amps ADA4940-2 (currently LTC6403) * Kintex-7



UPPSALA

ADC for EMC-Endcap - Connections

Backplane solution







Direct cable connection solution



ERDP

0,80 mm Edge Rate™ **High Speed Twinax Cable Assembly**



ERCD 0,80 mm Edge Rate[™] **High Speed Coax Cable Assembly**





Thank You !

Special thanks to Frans Schreuder, Peter Schakel

Pawel Marciniewski, PANDA Collab. Meeting, GSI, 12.12.2012