




R&D activities on monolithic pixel detectors in TPSCo 65 nm technology

Szymon Bugiel (CERN)


21 October, 2024

- 1) Introduction
- 2) TPSCo 65nm ISC technology validation
- 3) First stitched chips prototypes
- 4) MOSAIX – full scale, fully functional ALICE ITS3 detector prototype
- 5) Summary


➤ By fabrication technology:



- Sensor and readout produced (optimized) independently
- Most of the currently operating HEP detectors
- Bump-bonding limits the pixel pitch




3D-Integration (Wafer stacking, TSV ...)



➤ By readout architecture:

- Event readout --> HEP
- Integrating --> imaging
- Counting --> X-ray imaging


MONOLITHIC



- Sensor and readout fabricated together
- Lower costs
- Pixel size driven by the in-pixel intelligence
- Lower material budget



➤ Star PXL detector (MIMOSA28)


- Running from 2014
- Twin well 0.35 μm CMOS (AMS)
- 18.4 μm pitch
- 576x1152 pixels,
- 20.2 x 22.7 mm²
- Rolling shutter readout



➤ ALICE ITS2 (ALPIDE)

- Running from 2020
- TowerJazz CMOS 180nm
- 27 x 29 μm pitch
- 1024 x 512 pixels,
- 30 x 15 mm²
- Zero-suppressed readout





➤ TPSCo. (joint venture TJ & Panasonic) 65nm development done in the framework of WP1.2 EP R&D and ALICE ITS3

- 2D stitching possible
- Initially (MLR1) 5 metal layers, now 8 metals

➤ Collaborative effort undertaken by many institutes

- BNL / CERN / CPPM / DESY / IPHC / NIKHEF / RAL / Yonsei / INFN / ...
- Coordinated by CERN in the spirit of joint development

➤ Where are we at the moment?


- Two submissions taped-out
- Numerous (**very encouraging!**) measurements results
- Ongoing activities concentrated around:
 - finising designs for ER2
 - preparing testing infrastructure
- ER3 – **final sensor for ALICE ITS3** (installation duting LS3)

First submission (MLR I)

MLR1 OBJECTIVES:

➤ Technology validation

- transfer 10-year experience from TJ 180nm to 65nm (proces modification: standard / blanket / n-gap)



- detection performance
- radiation hardness

➤ Design know-how

- understanding the design kit limitation/features
- getting familiarity with IO structures

SUBMITTED CHIPS:


➤ Transistor test structures

➤ Pixel test structures

- APTS (44)
- DPTS (3)
- CE65 (4)
- CSA Pixel






➤ First batch of common functional blocks

- Temperature sensor
- Bandgap's
- DAC's
- LVDS/CML
-




TRANSISTORS RADIATION HADRNESS:

- nMOS transistors works up to 1Grad (15% drop of I_{SAT_ON})
- pMOS transistors less resilient
- Annealing at 100°C recovers the shifts in V_{TH}



After annealing



➤ **APTS (Analog pixel test structure)**

- 4x4 pixel matrix
- Pixel pitch 15 / 20 / 25 μm
- SF / CSA input stage
- individually connected to IOs

➤ **DPTS (Digital pixel test structure)**

- 32x32 pixel matrix
- Pixel pitch 15 μm
- CSA + discriminator
- Time preserving digital readout

➤ **CE65 (Circuit Exploratoire 65 nm)**


- 64x32 pixel matrix
- Pixel pitch 15 / 25 μm
- SF / CSA input stage
- Rolling-shutter readout

CHARGE COLLECTION:


Charge sharing comparison for different sensor variants

(based on CE65 results)


Standard




N-GAP



Average contribution to cluster signal




Average contribution to cluster signal



⁵⁵Fe spectra from CE65



Cluster energy spectra for SF matrix




• **5 peaks clearly visible:**

- Si(K_α) = 1.74 keV
- Si(K_α) escape peak (FeK_α - SiK_α = 4.16 keV)
- Fe(K_α) = 5.9 keV
- Fe(K_β) = 6.49 keV
- 2x Fe(K_α) = 11.8 keV

DETECTION EFFICIENCY:






DPTS efficiency at different irradiation levels



SPATIAL RESOLUTION:



DPTS resolution at different irradiation levels

APTS resolution for different pixel pitch (emulating digital output)






TIME RESOLUTION:

- 110 ps resolution for time difference between two planes
- ~77 ps resolution for a single plane



SENSITIVE VOLUME THICKNESS:

- Cluster charge distribution MPV around $600e^-$
 - epi-layer thickness $\sim 11 \mu\text{m}$
 - well matched accros different test chips



Second submission (ERI)

ER1 OBJECTIVES:

➤ Develop **stitching know-how**

- Yield estimate
- Defects „masking”
- Power distribution
- Sensor depletion
- Waferscale spreads
- Methodology

MOSS
MOST


➤ Continue R&D program

- Second batch of small exploratory detectors
- SEU chip

➤ Additional set of functional blocks:


- PLL
- LDO
- DATA LINKS
-

➤ Essential input for ER2




➤ Wafer scale detector? --> Stitching technique

- Dividing a reticle (typ 2 x 3 cm) into a separate units:



- Stepping the lithography process with the repeated unit such that the connectivity on the edges is maintained
- Adding endcaps on the sides




MOSS: (MONOLITHIC STITCHED SENSOR)

259 mm

14 mm



- **14 mm x 259 mm**
- Two pixel pitches: 18 μ m and 22.5 μ m
- Modification of well established, priority encoder readout scheme (digital)
- Independent powering of half stitched units
- Conservative layout




MOST: (MONOLITHIC STITCHED SENSOR WITH TIMING)

259 mm





2.5 mm



- **2.5 mm x 259 mm**
- Pixel pitch: 18 μ m
- Asynchronous hit-driven readout (ToA + ToT information)
- 4 common power domains
- High granularity local power gating to mitigate defects
- High local density preserved



Measurement setups




➤ **Considerable fraction of the MOSS test units failing during power-up**

- Shorts between power nets
- Significant wafer to wafer variations


➤ **Understood thanks to indepth investigation**

- Vertical shorts between two metal layers
- Followed-up with foundry
- Expected to disappear with the next submission


Thermal Imaging reveals shorts



Optical Microscope



SEM image of metal-to-metal short



CERN-LHCC-2024-003 / ALICE-TDR-021


Powering tests from chips of the first three wafers tested.

The chips were thinned, diced, glued and bonded before testing


Wafer	1-TOP	1-BOT	2-TOP	2-BOT	3-TOP	3-BOT	4-TOP	4-BOT	5-TOP	5-BOT	6-TOP	6-BOT										
Wafer 17	LIMIT	OK - I	OK - I	LIMIT	LIMIT	LIMIT	LIMIT	OK - I	OK - I	OK - I	OK - II	OK - II	OK - II	OK - II	LIMIT	LIMIT	LIMIT	LIMIT	OK - I	OK - I	OK - I	
	OK - II	OK - II	OK - II	OK - II	LIMIT	LIMIT	LIMIT	LIMIT	OK - II	OK - I	OK - II	mechanically broken										
	OK - II	OK - II	OK - II	OK - II	LIMIT	LIMIT	LIMIT	LIMIT	OK - II	OK - I	OK - I	LIMIT	OK - I	OK - I	LIMIT	LIMIT	LIMIT	LIMIT	LIMIT	OK - I	OK - I	OK - I
	LIMIT	OK - I	OK - II	LIMIT	LIMIT	LIMIT	LIMIT	LIMIT	LIMIT	OK - I	OK - II	LIMIT	OK - I	OK - I	OK - I	LIMIT	LIMIT	LIMIT	LIMIT	OK - I	OK - II	OK - I
	OK - I	OK - I	OK - I	LIMIT	LIMIT	LIMIT	LIMIT	LIMIT	LIMIT	OK - I	OK - II	LIMIT	OK - I	LIMIT	OK - I	LIMIT	LIMIT	LIMIT	LIMIT	OK - I	OK - II	LIMIT
	OK - I	LIMIT	OK - I	LIMIT	LIMIT	LIMIT	LIMIT	LIMIT	LIMIT	OK - I	OK - II	LIMIT	OK - I	LIMIT	OK - I	LIMIT	LIMIT	LIMIT	LIMIT	OK - I	OK - II	LIMIT
Wafer 23	OK - II	OK - I	OK - II	LIMIT	OK - II	OK - II	OK - I	LIMIT	OK - II	OK - II	OK - I	LIMIT	OK - II	OK - I	OK - II	OK - II	OK - II	OK - I	OK - I	OK - I	OK - I	OK - I
	OK - I	OK - I	OK - I	OK - I	OK - II	LIMIT	OK - II	OK - I	OK - II	OK - II	OK - II	OK - II	OK - I	OK - I	OK - I	OK - I	OK - I	OK - I	OK - I	OK - I	OK - I	
	OK - II	OK - I	LIMIT	LIMIT	LIMIT	LIMIT	LIMIT	LIMIT	OK - II	OK - II	OK - I	OK - I	OK - II	OK - I	OK - I	OK - I	OK - I	OK - I	OK - I	OK - I	OK - I	
	OK - II	OK - I	OK - I	OK - II	OK - II	OK - I	OK - II	LIMIT	OK - II	OK - I	OK - I	OK - I	OK - II	OK - I	OK - I	OK - I	OK - I	OK - I	OK - I	OK - I	OK - I	
	OK - II	OK - I	OK - I	OK - II	OK - II	OK - I	OK - II	LIMIT	LIMIT	OK - I	OK - I	OK - I	OK - II	OK - I	OK - I	OK - I	OK - I	OK - I	OK - I	OK - I	OK - I	
	OK - I	OK - II	OK - II	LIMIT	OK - I	OK - I	OK - I	OK - I	OK - I	OK - I	OK - I	OK - I	LIMIT	OK - II	LIMIT	OK - I	LIMIT	LIMIT	OK - II	OK - II	OK - I	OK - I
Wafer 24	OK - I	OK - I	OK - I	OK - I	OK - I	OK - I	OK - II	OK - I	OK - I	OK - I	OK - I	OK - I	OK - I	OK - I	OK - I	OK - I	OK - I	OK - I	OK - I	OK - I	OK - I	
	OK - I	OK - I	OK - I	OK - I	OK - I	OK - I	OK - I	OK - I	OK - I	OK - I	OK - I	OK - I	OK - I	OK - I	OK - I	OK - I	OK - I	OK - I	OK - I	OK - I	OK - I	
	OK - II	OK - I	OK - I	OK - II	OK - I	OK - I	OK - I	OK - I	OK - I	OK - I	OK - I	LIMIT	OK - I	OK - I	OK - I	OK - I	OK - I	OK - I	OK - I	OK - I	OK - I	
	LIMIT	OK - I	OK - I	OK - I	OK - I	OK - I	OK - I	OK - I	OK - I	OK - I	OK - I	to be tested										
	OK - I	LIMIT	OK - I	OK - I	OK - I	OK - I	OK - I	OK - II	OK - I	OK - I	OK - I	OK - I	OK - I	OK - I	OK - I	OK - I	OK - I	OK - I	OK - I	OK - I	OK - I	
	OK - I	OK - I	OK - I	OK - II	OK - I	OK - I	OK - I	OK - I	OK - I	OK - I	OK - I	OK - I	OK - I	OK - I	OK - I	OK - I	OK - I	OK - I	OK - I	OK - I	OK - I	OK - I

➤ **MOSS measurement activities on-going on multiple fronts**


- Full/Single-Stitch chips
- Test-beams (efficiency, FHT, resolution)
- Irradiation campaigns
- SEU / SEL cross-section measurements




Hit x-coordinate correlation between MOSS and reference ALPIDE telescope



Hit Map (1 HRSU, 4 regions)





- **Chip fully functional**
- **Prove of concept for the asynchronous, hit-driven readout**
- **No issues across stitching boundaries**
 - 256 readout lines fully working across full length of the chip
 - About 300ns round-trip propagation delay
- **Recently tested with the beam**
 - data analysis on-going




francois.vasey@cern.ch

Third submission (ER2)




➤ ALICE Inner Tracker System Upgrade:

- replacement of a standard stave based modules with truly cylindrical full silicon layers
 --> minimal mechanical support thanks to the stiffness of bent silicon
- 5x lower material budget
- closer to the interaction point




detector concept



➤ Detector requirements:

- 50 μm thick **wafer-scale monolithic** detector
- extremely **low power** (below $40 \text{ mW}/\text{cm}^2$)
- **powered only from the endcaps**
- **bare silicon:**
 - no off-chip power reinforcement
 - no off-chip data links

detector concept




➤ Detector requirements:

- 50 μm thick **wafer-scale monolithic** detector
- extremely **low power** (below $40 \text{ mW}/\text{cm}^2$)
- **powered only from the endcaps**
- **bare silicon:**
 - no off-chip power reinforcement
 - no off-chip data links


- 1D stitching
 - 19 mm x 266 mm
 - Pixel size: 18um x 22.8 um
 - ~10 Mpixels
- Detection efficiency > 99%
- FHR < 0.1 pixel⁻¹ s⁻¹
- < 40mW/cm²

- Rad-hard
 - 10¹³ NIEL (1MeV neq cm⁻²)
 - 10 kGray TID
 - Triple modular redundancy
- 2 us integration time
- 4.4 MHz/cm² particle rate
- **Stave on chip**




- Alice ITS3 layer: 26 cm x 6-10 cm devices
- **Yield needs careful assessment!**
- Operation with few defects must be possible
- Shorts probability to be minimized

**Without countermeasure's
--> yield gets very low with few shorts**



➤ Two powering layers

- GLOBAL
 - **very robust**
 - supplies only configuration circuitry
- LOCAL
 - powers most of the chip
 - **segmented** into 144 independent tiles
 - allows **defects isolation**




➤ Safe power-up procedure:

- Separate services power domain
- Tile's power for configuration before others supplies are ON


Defective tile adds 0.7% of dead area, but chip maintains functional!

- >2 A via short edge – only 28 supply pads (A+D) on LEC
- Redistributed on-chip over the 26 cm
 - IR drops --> challenging despite <math><40 \text{ mW/cm}^2</math>




LEC – Left End-Cap
RSU – Repeated Sensor Unit
REC – Right End-Cap

MOSAIX consumption breakdown




Tiles powering schemes




➤ How to derive local power from the global?

- Serial powering:
 - + reduces IR drops
 - ✗ not an option --> common PSUB


Initial worst case IR drops estimates



Tiles powering schemes




Initial worst case IR drops estimates




➤ How to derive local power from the global?

- Serial powering:
 - + reduces IR drops
 - ✗ not an option --> common PSUB


- Per-tile Low-Dropout regulators (LDO):
 - + control
 - + current stability (shunt LDO)
 - needs 3.3 V supply --> power consumption
 - dual-rail regulation
 - complexity --> dead area
 - The only choice with up to 800 mV IR drops (per rail!)



Initial worst case IR drops estimates



Worst case IR drops in new metal stack




➤ How to derive local power from the global?

- Serial powering:
 - + reduces IR drops
 - ✗ not an option --> common PSUB



- Per-tile Low-Dropout regulators (LDO):
 - + control
 - + current stability (shunt LDO)
 - needs 3.3 V supply --> power consumption
 - dual-rail regulation
 - complexity --> dead area
 - The only choice with up to 800 mV IR drops (per rail!)


- Power switches:
 - + simplicity --> least area
 - + power-efficient
 - no control
 - tiles operate at different supplies
 - > [1.2V +/- 10%] operation margins



Results



- Simulation results matching preliminary predictions
--> within specs
- Analog domain
 - typical: **50mV** max IR drop
 - worst: **90mV** (high consumption, worst RC)
- Digital domain
 - typical: **50mV** max IR drop
 - worst: **80mV**





Results

- **Analog domain**
 - excellent uniformity (< 1 mV spreads)
 - minor impact of global grid (fan-in into pads)
- **Digital domain**
 - good uniformity (< 1 - 4 mV spreads)
 - some impact of global grid visible (pads locations)



- **MLR1 test structures qualified the TPSCo 65nm technology for the HEP applications**
 - DPTS: 99% detection efficiency at 10^{15} NIEL, 27 *C
 - transistors radiation hardness comparable to the other 65nm nodes
 - <100 ns timing resolution
 - MIP MPV ~600 e-

- **First stitched chip prototypes (MOSS, MOST) fabricated and being tested**
 - both functional
 - validated the feasibility of wafer-scale detector
 - yield require careful assessment

- **MOSAIX now in an advanced design stage**
 - full-scale, fully-functional ALICE ITS3 prototype
 - stave on chip
 - power segmentation introduced to cope with yield
 - power consumption limited by the power distribution not by cooling

Thank you!

Backup

Off-chip power delivery

➤ Padring:

- up to 20 mV drop over standard power IO's
- > redesigned to increase conductivity towards the core
- > 4x improvement

➤ Off-chip powering:

- up to 20 mV drop on wire bonds
- > customizes bond pads
- > 2x improvement
- 15mV/rail cabling to C side
- Settling accuracy: ~15 mV

➤ With all the improvements we are just within specs!

