


Mesytec MVLC VME controller performance at GSI FRS and future perspectives

Martin Bajzek for the GSI-Experiment Electronics and Super-FRS Experiment Collaboration

Darmstadt, Germany, July 9th, 2024



GSI DAQ - VMEbus before 2023



All images taken from: MBS (Multi Branch System), N.Kurz, EE, GSI, 2019 https://www.gsi.de/fileadmin/EE/MBS/mbs_nov_2022.pdf



GSI DAQ - VME in 2023+

- Adaptation of modern Mesytec MVLC, FPGA-based VME controller
- Low-latency, low-deadtime VME readout
- Trigger and I/O logic module
- Open-source driver & utility libraries in C/C++
- MVME software GUI package
 - DAQ and "analysis" software
 - Initialization and readout sequences
 - MVLC trigger I/O logic
- USB-3 connection to a Linux PC
- Original software (C++) incompatible with MBS integration
- Original MVLC gateware no handle for:
 - GSI TRIVA trigger module
 - GSI VETAR timestamp module



Image taken from: https://www.mesytec.com/products/ nuclear-physics/MVLC.html



MVLC/MVME integration into MBS

- MVLC catches TRIVA IRQ => dispatches readout action
- Adaptation of timestamp readout into MVLC sequences
- Initialization and readout sequences prepared for most VME modules used at GSI
- Firmware enhancements provided by Mesytec
- Converting MVLC USB data stream into GSI standard MBS LMD format
- MVME GUI loads MVLC sequences
- Custom command line tool 'mec' to read/write on the VMEbus
- All VME modules used at GSI proven to work
- Performance improvement compared to RIO4:
 - Factor 3 for usual VME setup
 - Factor 5 for 2eSST readout of CAEN V1742 [WASA experiment]
- Changing from RIO4 to MVLC requires no additional HW changes!
- No more f_user.c




Image taken from: https://www.mesytec.com/products/ nuclear-physics/MVLC.html



Graphical User Interface (MVME)

	Start Sto	
to data: 📀 Keep 🖲 Clear		
n duration: unlimited 🗘		
E Controller: Connected (MVLC_USB)	2	iettings
	Reconnect	
Q State: Idle alysis State: Idle ffile Output:		
Write Listfile Format: ZIP fast comp	vression *	
in Settings Workspace Settings	Run Notes	
rrent Filename:		
rrent Size: 0.00 B e Space: 5.21 TB		
Open Save Save As Edit Variable	T Nore	
vme		
iect	Info	
MVLC Trigger/IO		
DAQ Start		
Events Event_0_catch_triva_trigger_typ	e Triager=IRO4	
* 🧰 Modules Init		
h triva7_master L VETAR	Type=Triva Master, Address=0x02000000 Type=UserModule_01, Address=0x50000000	
Readout Loop		
Multicast DAQ Start/Stop	Trigger=IRQ14	
<pre>event_1_start_acquisition * implement init</pre>	nigger=inv(14	
Image: http://www.image.com/ http://www.i	Type=Triva Trigger Reset, Address=0x02000000	
Readout Loop Multicast DAQ Start/Stop		
event_2_stop_acquisition	Trigger=IRQ15	
 Modules Init Image: Image: Im	Type=Triva Trigger Reset, Address=0x02000000	
Readout Loop		
 Multicast DAQ Start/Stop event_3_hardware_trigger_type 	1 Trigger=IBO8	
🕶 🧰 Modules Init		
Im VFTX Im MTDC_GSI	Type=UserModule_05, Address=0x09000000 Type=MTDC-32, Address=0x00020000	
MQDC_GSI	Type=UserModule_03, Address=0x00600000	
Imatriva7_trigger_reset Imatrix Readout Loop	Type=Triva Trigger Reset, Address=0x02000000	
Multicast DAQ Start/Stop		
event 4 hardware tridder type ning time: 00:00:00	2 Trianer=IRO9	•
fers read: 0		
tes read: 0.00 MB ta rates: 0.00 buffers/s, 0.00 MB	Vs.	
	Main MVME gui window	
	J	
	Module Readout for module MDP	P-16_GSI (on X86L-36)
	Module Readout for module MDP	P-16_GSI (on X86L-36)
		P-16_GSI (on X86L-36)
• • 8		P-16_GSI (on X86L-36)
€ ♥ 8 Run Apply Clos		P-16_GSI (on X86L-36)
		P-16_GSI (on X86L-36)
Run Apply Clos	e Load _y Save to file Revert Changes Help	P-16_GSI (on X86L-36)
Run Apply Clos	e Load Save to file Revert Changes Help	P-16_GSI (on X86L-36)
Run Apply Clos	e Load _y Save to file Revert Changes Help	P-16_GSI (on X86L-36)
Run Apply Clos	e Load Save to file Revert Changes Help	P-16_GSI (on X86L-36)
Run Apply Clos	e Load Save to file Revert Changes Help	P-16_GSI (on X86L-36)
Run Apply Clos 1 bltfifo a32 0, 2 write a32 d16	e Load, Save to file Revert Changes Help	
Run Apply Clos 1 bltfifo a32 0, 2 write a32 d16	e Load, Save to file Revert Changes Help	
Run Apply Clos 1 bltfifo a32 0, 2 write a32 d16	e Load Save to file Revert Changes Help	




Module initialization

- NURDLIB unsupported
- Hand writing values into registers
- Replaces `f_user_init(...)` function

R3B Collaboration Meeting | 09 July 2024 | Darmstadt, Germany


GSI FRagment Separator (FRS) DAQ





MVLC in FRS DAQ

- Triggered readout mode
- 4 possible trigger types
 - Types 3,4 reserved for beginning-of-spill and end-of-spill 🔽
- Synchronization of different systems with White Rabbit timestamp 🔽
- RIO4 still used for VULOM
 - TRLO II isn't supported X
- DAQ setup:
- 4-5 VME crate system linked via trigger bus
- Four crates locally in the control room and one in an experimental cave at a focal point of the separator
- Optional 6th crate for MUSIC:
 - MVLC
 - TRIVA
 - o MDPP16
 - VETAR





Initial results of MVLC integration



Pulser tests

- RIO4 readout of single crate 11-15 kHz (data rate 4 MB/s)
- MVLC readout of single crate 33-40 kHz (data rate 12 MB/s)
 - Factor ~ 2.5 in readout speed, ~ 3 in data rate
- Tests performed with a 1 MHz input trigger (before deadtime)
- 4 crate system at ~ 30 kHz, depending on the signal load
 - Trigger rate goes down to 20-25 kHz, still a consistent factor 3 improvement compared to RIO4


First beamtimes of 2024


- MBS with MVLC used in approved experiments of 2024
- Conversion times adjusted to zero-latency of MVLC readout
 - For stability, kept higher than usual: **15us, 18us, 20us, 20us**
- Deadtime locking with GSI TRIVA+VULOM proven to work with multiple trigger types
- Readout actions in multi-hit TDC's adjusted compared to before
 - BLT terminated with BERR


MVLC integration results




• ¹⁰⁰Mo particle rate: ~250k/spill, 2s spill duration, CVT's = **15, 18, 20 us**








Hits: 472423 Lost: 1048 Cut: 77 = 0.501 s Total_t: 3.874 s Rate: 121679.4 /s





MVLC integration results




¹⁰⁰Mo particle rate: ~140k/spill, 2s spill duration, CVT's = 15, 18, 20 us








Hits: 583124 Lost: 866 Cut: 77 = 0.501 s Total_t: 9.084 s Rate: 64100.2 /s



MVLC integration results (III)



- FRS DAQ test shift in May 2025 with ¹⁰⁰Mo beam @500 MeV/u
- Benchmarked performance of all three MVLC crates
- Accepted trig / requested trig (livetime ratio) unreliable
 - Microspill structure
- Deadtime: shows small dependance on particle rate (payload size)



Conclusion



- MBS runs stably and reliably with the new MVLC VME controller
- Successful 14+ physics experiments @GSI FRS in 2024 with primary beams from ¹²C to ²³⁸U

Future plans

- Bypassing MVME
 - For module initialization and setting up readout sequences
 - Yaml parser of the initialization config file
 - NURDLIB-ish solution?
- VULOM + TRLO II adaptation
 - TRLO II flexible FPGA trigger control software commonly used with RIO4 controller
 - Complex logic represented in custom language
 - Parses configuration file into VME writes
 - Use at R3B / FRS for configuring complex digital and trigger logic
- Optimizing CVT's





Nikolaus Kurz, Jörn Adamczewski-Musch, Sergey Linev GSI Experiment Electronics

Yoshiki Tanaka, Stephane Pietri, Emma Haettner, Christine Hornung, Jianwei Zhao, Super-FRS Experiment Collaboration



Appendix: Why is readout speed important?

- More exotic phenomena = lower cross sections, more statistics required
- For any beam rate, ideally resolve every particle hit?
 - Multi-hit capable modules
 - Trace sampling systems
- Multihits = complicated analysis
- Fraction of all particles able to be recorded
 - Clever trigger selection -> increased efficiency of capturing exotic events
- Main goal decrease DAQ dead-time

