

Development of the data-concentrator ASIC for the microstrip detector of PANDA


Michele Caselle on behalf of PANDA-MVD Collaboration

Towards to detector readout chain

Reduce the number of optical links from/to off-line electronics



Microstrip detector module



Front-end chip from INFN Turin
→ G. Mazza's talk

Sensors from Giessen
→ M. Peter's talk

Towards to detector readout chain

Reduce the number of optical links from/to off-line electronics



Microstrip detector module




Front-end chip from INFN Turin → G. Mazza's talk

HighFlex Readout card based on PCIe GPUDirect technology

Sensors from Giessen → M. Peter's talk



Configuration / commands / timing



Beam test at COSY and Marburg

Towards to detector readout chain

Reduce the number of optical links from/to off-line electronics



Microstrip detector module




Front-end chip
from INFN Turin
→ G. Mazza's talk

Sensors from
Giessen
→ M. Peter's talk

Configuration / commands / timing

Off-detector from
Uppsala/KIT

Off-detector electronics



Two AMC cards under development:


- Based on Kintex US+ by Uppsala → *P. Marciniewski's Talk*
- Based on ZYNQ US+ by KIT → *O. Manzura's talk*
- Common data acquisition fully compliance to μ TCA/ATCA and stand-alone readout card for detector test/characterization
- KIT also develop a ATCA carried card to be able to mount up to 4 AMC daughter cards

Towards to detector readout chain

Reduce the number of optical links from/to off-line electronics



Microstrip detector module



Sensors (all shapes): #


Readout chips (ToAST): # **2788**

Data concentration/formatting and status

Configuration / commands / timing

Off-detector from Uppsala/KIT

Off-detector electronics



Two AMC cards under development:


- Based on Kintex US+ by Uppsala → *P. Marciniewski's Talk*
- Based on ZYNQ US+ by KIT → *O. Manzura's talk*
- Common data acquisition fully compliance to μ TCA/ATCA and stand-alone readout card for detector test/characterization
- KIT also develop a ATCA carried card to be able to mount up to 4 AMC daughter cards

Towards to detector readout chain

Reduce the number of optical links from/to off-line electronics



Microstrip detector module




MDC (Module data Concentrator)



Off-detector from Uppsala/KIT

Off-detector electronics



Two AMC cards under development:


- Based on Kintex US+ by Uppsala → *P. Marciniewski's Talk*
- Based on ZYNQ US+ by KIT → *O. Manzura's talk*
- Common data acquisition fully compliance to μ TCA/ATCA and stand-alone readout card for detector test/characterization
- KIT also develop a ATCA carried card to be able to mount up to 4 AMC daughter cards

Sensors (all shapes): #

Readout chips (ToAST): # 2788

Towards to detector layout simplification

Reduce the number of optical links from/to off-line electronics



Microstrip detector:

- Readout chips (ToASt): # 2788
- Number of MDC: 592 @ 320 Mb/s
- Up to 8 detector modules / LpGBT @ 320 Mb/s
- Number of AMC cards: 3
- Number of ATCA carried card: 1

Silicon Strip Detector


Complex detector modules for both barrel and disk




■ Barrel

- # 64 square sensors: 512 x 512 channels
- # 184 rectangular sensors: 512 x 895 channels

Barrel #4 (26 staves)




Barrel #3 (20 staves)



■ Disk

- # 48 trapezoidal sensors: 768 channels per side



Disk #1 (24 modules)

Disk #2 (24 modules)


- Number of MDC: #592 ASICs (barrel + Disks) Inside the *active volume*
- Small-area and low-power CMOS technology ASIC
- Rad-tolerant, expected TID: $O(10 \text{ Mrad}/10 \text{ years})$, Single Event protection (SEU), fluence: $O(10^{14} n_{\text{eq}}/\text{cm}^2)$

MDC (Module data Concentrator)


ASIC architecture



Up to 7 ToASt
14 data links @ 160 Mb/s



- Detector configuration and readback of commands and status
- On-chip, programmable Test Pulse & calibration logic



Upstream (DataOut)
320 or 640 Mb/s

Clock
Downstream (DataIn)

LpGBT compatible electrical link

MDC ASIC architecture

Microstrip Detector module


MDC (Module data Concentrator)

ASIC architecture

News



Up to 7 ToASt
14 data links @ 160 Mb/s



- Two upstream links are implemented to be employed as spare connection and to cope with higher occupancy, more flexibility in the possibility to conceiving new detector module shapes for new application/experiments
- Double Data Rate output driver and logic by Giulio Dellacasa (INFN Turin), operating up to 640 Mb/s (800 Mb/s 8/10b encoding)




- All memories / FIFOs replaced by Low Leakage memories logic from Faraday
 - Considerable reduction of the power consumption
 - Layout optimized in area, less occupancy compared to memories implemented by the standard cell
- Detection of anomalies and errors without stopping the data acquisition
 - The readout continues also in presence of critical conditions (i.e. FIFO full or channel not responding)
 - The error flags and status are continuously sent to off-detector electronics
- Programmable test pulse logic for fast execution of S-curve scans
 - Fast calibration of the detector, which is optimized in the time execution
- Programmable polarity of differential clock and input pin (P/N) connections
 - To reduce the routing resources on the detector module

Comparison w/wo faraday memories

Drastic reduction of power consumption and occupancy



PANDA CM 2024_1



Estimated power consumption: 165 mW @ 1.2V


Density: 40%

Comparison w/wo faraday memories

Drastic reduction of power consumption and occupancy




PANDA CM 2024_1



Estimated power consumption: 165 mW @ 1.2V
Density: 40%


Current version



Estimated power (preliminary): 59.62 mW @ 1.2V
Density: 4.9 %


X 2.6
↓

MDC current version



MDC (Module data Concentrator)

Floorplan ASIC and connections



Timing verification

Preliminary time verification, further improvement are possible



```
mcaselle@ipeasic1:~/PANDA/innovus/reports/MDC_TOP_DDR/timeDesign
#####
# Generated by:      Cadence Innovus 21.35-s114_1
# OS:               Linux x86_64(Host ID ipeasic1.ipe.kit.edu)
# Generated on:     Tue Jun 25 11:23:29 2024
# Design:          MDC_TOP_DDR
# Command:         time_design -post_cts -report_prefix 2_postCTS -report_dir
                  ../reports/MDC_TOP_DDR/timeDesign -timing_debug_report -num_paths 10000
#####

-----
time_design Summary
-----

+-----+-----+-----+-----+
| Setup mode | all | reg2reg | default |
+-----+-----+-----+-----+
| WNS (ns): | 0.080 | 0.201 | 0.080 |
| TNS (ns): | 0.000 | 0.000 | 0.000 |
| Violating Paths: | 0 | 0 | 0 |
| All Paths: | 11467 | 11437 | 30 |
+-----+-----+-----+-----+

█
```



```
mcaselle@ipeasic1:~/PANDA/innovus/reports/MDC_TOP_DDR/timeDesign
#####
# Generated by:      Cadence Innovus 21.35-s114_1
# OS:               Linux x86_64(Host ID ipeasic1.ipe.kit.edu)
# Generated on:     Tue Jun 25 11:23:37 2024
# Design:          MDC_TOP_DDR
# Command:         time_design -hold -post_cts -report_prefix 2_postCTS -repor
                  rt_dir ../reports/MDC_TOP_DDR/timeDesign -timing_debug_report -num_paths 10000
#####

-----
time_design Summary
-----

+-----+-----+-----+-----+
| Hold mode | all | reg2reg | default |
+-----+-----+-----+-----+
| WNS (ns): | 0.200 | 0.200 | 0.000 |
| TNS (ns): | 0.000 | 0.000 | 0.000 |
| Violating Paths: | 0 | 0 | 0 |
| All Paths: | 11437 | 11437 | 0 |
+-----+-----+-----+-----+

Density: 4.982%
█
```




Detection of anomalies and errors

Continuous readout operation also in presence of critical conditions





- Several critical errors could compromise the detector readout, for example, SEU (MDC, ToASt), high occupancy due to a significant number of fake or noisy channels, etc.
- The **goal** is to develop a continuous readout mechanism capable of sending information of the anomalies and errors to an off-detector location.
- High-granularity detector recovery mechanism at level of off-detector



Conclusion & what's next

Fast calibration of the detector

- Final verification of the MDC ASIC is on-going
 - DRC, LVS, timing analysis
- The submission of the ASIC is booked for September, 2nd (2024)
- Established a setup for continuous integration of ToASt, MDC, LpGBT and MMB readout. Test will be continue by using of the MDC-FPGA implementation





Thank you for your attention