



PANDA Collaboration Meeting 24/2

# Development of the data-concentrator ASIC for the microstrip detector of PANDA

Michele Caselle on behalf of PANDA-MVD Collaboration

KIT - The Research University in the Helmholtz Association

www.kit.edu

2

#### Towards to detector readout chain

Reduce the number of optical links from/to off-line electronics



Karlsruhe Institute of Technology

Ĉ

#### Towards to detector readout chain

Reduce the number of optical links from/to off-line electronics





PA





PANDA Collaboration Meeting 24/2



PANDA Collaboration Meeting 24/2

### Towards to detector layout simplification

Reduce the number of optical links from/to off-line electronics



Б

7

Karlsruhe Institute of Technology

### **Silicon Strip Detector**

#### Complex detector modules for both barrel and disk

#### Barrel

8

- # 64 square sensors: 512 x 512 channels
- # 184 rectangular sensors: 512 x 895 channels



Disk

- Number of MDC: #592 ASICs (barrel + Disks) Inside the *active volume*
- Small-area and low-power CMOS technology ASIC
- Rad-tolerant, expected TID: O(10 Mrad/10 years), Single Event protection (SEU), fluence: O(10<sup>14</sup> n<sub>eq</sub>/cm<sup>2</sup>)

Karlsruhe Institute of Technology

# 48 trapezoidal sensors: 768 channels per side

MDC data conc. (ASIC)

# **MDC (Module data Concentrator)**

#### ASIC architecture



9

Karlsruhe Institute of Technology



Two upstream links are implemented to be employed as spare connection and to cope with higher occupancy, more flexibility in the possibility to conceiving new detector module shapes for new application/experiments

Double Data Rate output driver and logic by Giulio Dellacasa (INFN Turin), operating up to 640 Mb/s (800 Mb/s 8/10b encoding)





- All memories / FIFOs replaced by Low Leakage memories logic from Faraday
  - Considerable reduction of the power consumption
  - Layout optimized in area, less occupancy compared to memories implemented by the standard cell
- Detection of anomalies and errors without stopping the data acquisition
  - The readout continues also in presence of critical conditions (i.e. FIFO full or channel not responding)
  - The error flags and status are continuously sent to off-detector electronics
- Programmable test pulse logic for fast execution of S-curver scans
  - Fast calibration of the detector, which is optimized in the time execution
- Programmable polarity of differential clock and input pin (P/N) connections
  - To reduce the routing resources on the detector module

## **Comparison w/wo faraday memories**

Drastic reduction of power consumption and occupancy

PANDA CM 2024\_1



Estimated power consumption: 165 mW @ 1.2V Density: 40%

12



## Comparison w/wo faraday memories

Drastic reduction of power consumption and occupancy



PANDA CM 2024\_1



Estimated power consumption: 165 mW @ 1.2V Density: 40%

**Current version** 



13

X 2.6

#### **MDC** current version





## **MDC (Module data Concentrator)**

# Karlsruhe Institute of Technology

Floorplan ASIC and connections



## **Timing verification**



#### Preliminary time verification, further improvement are possible



## **Detection of anomalies and errors**

Continuous readout operation also in presence of critical conditions

- Several critical errors could compromise the detector readout, for example, SEU (MDC, ToASt), high occupancy due to a significant number of fake or noisy channels, etc.
- The goal is to develop a continuous readout mechanism capable of sending information of the anomalies and errors to an off-detector location.
- High-granularity detector recovery mechanism at level of off-detector

											Anomalies detetcts (ma							iin fifo full)	
	No errors																		
	10000	50160000	50160000	) (500E0000	) (500E0000	501A0000	) (501A0000	) (50110000	) (50110000	) (50150000	50150000	) (50180000	50180000	00000000					
		<u></u>						_/											
	:A0000	5EEA0000	5EEA0000	5EEA0000	5EEA0000	5EEA0000	5EEA4000	5EEA4000	5EEA4000	5EEA4000	5EEA4000	5EEA4000	5EEA4000	5EE14000					
								nunun k											
									$\smile$										
O almos	st full									41.1						1			
a from T	oASt		(00000000	) AÞ ) CÞ ) CÞ ) CÞ )	C+)(C+)(C+)(C+)(C	(*) (*) (*) (*) (*)		(C) (50110000		the I	ogic re	auces	s the a	mour	nt of c	lata it :	senas	to the	
a valid to be sent							counting room in order to satisfy the d									uahni			
C TRAIL	ER (stat	us)	5• 5EE44000					SEEA40	00	COUI	iung it		UIGEI	10 30	usry	ine ua		ugiipt	
										requ	iremei	nts							
				C0055055					10020020	<u> </u>									
	_			V CADEBOED					V 00000000		Main	fifo f	ull fl:						



# **Conclusion & what's next**

#### Fast calibration of the detector

- Final verification of the MDC ASIC is on-going
  - DRC, LVS, timing analysis
- The submission of the ASIC is booked for September, 2<sup>nd</sup> (2024)
- Established a setup for continuous integration of ToASt, MDC, LpGBT and MMB readout. Test will be continue by using of the MDC-FPGA implementation







Thank you for your attention

and the second

Printi