



# The CBM readout system



- > CBM DAQ in a nutshell
- > mCBM - technology testbench
- > Entry Nodes, Processing Nodes, Virgo Cluster
- > Core DAQ component: CRI1 and future CRI2




# The CBM data flow at SIS100

2028 CBM: a fixed target, high interaction rate, free-streaming heavy ion physics experiment

DAQ room: data pre-processing on FLES entry nodes

Green IT Cube: online event selection and storage



$10^9$  beam particles/s  
1 % target (gold)  
 $\Rightarrow 10^7$  interactions/s



10.000 optical connections




# CBM to Green-IT-Cube connection









# The CBM readout and control architecture (CRI based)















# mCBM – technology testbench




The screenshot shows a web browser window titled "AcceleratorStatus" with the URL <https://facilitystatus.acc.gsi.de/acceleratorstatus/#/overview>. The interface displays a 3D model of the accelerator components on the left and a schematic diagram of the beam path on the right. Below the 3D model is a table with the following data:

	<b>HTD S000</b> Machine study	238U <sup>73+</sup>	1.02 GeV/u	adjust 
	<b>CRYRING C000</b> Machine study	20Ne <sup>7+</sup>		adjust 
	<b>UCW U000</b> Machine study	4He <sup>2+</sup>	1.4 MeV/u	beam on target 


# CBM – pre-series detector components



# Evolution of the readout chain at CBM in the past 5 years







FLES EN – entry node  
 FLES PN – processing node  
 FAIR CN – compute node







# mCBM @ SIS18 - data transport with CRIs



# Entry Node configuration - CRI data path



2 CRI cards installed in one entry node




ASUS ESC8000  
-> prototype for mCBM


basic configuration of CRI entry nodes for 2021:

- > 2x CRI - max 235 Gbps (in)
- > 1x HDR HCA - max 120 Gbps (out)

> 13x CRI boards are installed in the CRI rack



# The CRI DAQ rack prototype



- > This is the CBM DAQ prototype rack (est. September 2020)
- > all data from mCBM subsystems are transiting here (scale-up 24x for SIS100)

**mcbmcri** - JTAG server  
**devel09** - 1x TFC-Master

> this rack hosts the TFC system and FLES Entry Nodes fitted with CRI1

**devel08** - 1x CRI

**devel07** - 2x CRI

**devel06** - 3x CRI

**devel05** - 2x CRI

**devel04** - 2x CRI

**devel03** - 1x CRI

**devel02** - 1x CRI



Up to 3 CRI cards and 1 HDR HCA are installed in each Entry Node

Information and usage details are in the Redmine Wiki:

[https://lxcbrmredmine01.gsi.de/projects/mcbm/wiki/CRI\\_operation](https://lxcbrmredmine01.gsi.de/projects/mcbm/wiki/CRI_operation)

# White Rabbit and PTP interface to GSI

At mCBM we are commissioning prototype DAQ components to be used for the day-1 readout of CBM.




- mCBM is linked to the White Rabbit network of GSI
- serves as time source to the TFC and PTP master to FLES
- allows to receive spill on/off information from the accelerator


WR interface added 09/2021

# TFC System – Synchronous operation of CRI and attached FEE


- > The Timing and Fast Control system (TFC) synchronises the data processing electronics experiment-wide over optical fibres
- > Organised as a hierarchical network for scalability
- > Distributes timing information to endpoints (CRI)
- > Based on CRI cards




TFC-Master CRI




1x TFC-Master commissioned at mCBM in July 2021.  
To be scaled up with TFC-Submasters for operation at CBM.




# The link from the mCBM Entry Nodes to the Processing Nodes in the GC



Length increase possible to 900m




# The link between FLES and Virgo (= GSI IT cluster) inside the GC



This is the connection of the CBM FLES to the Virgo cluster of the GSI IT.  
The links were upgraded to HDR in 2023.




# mCBM optical links to DAQ container and GreenCube




**432x** multi-mode OM4 fibers, **50 m** long:

mCBM cave – DAQ container (installation April 2018 - March 2021) **144x** each



**144x** single-mode OS2 fibers, **300 m** long:

DAQ container – Green Cube (installation in March 2018)






# Matching of fiber lengths between CBM / mCBM and the GreenCube




We will send our mCBM data forward, backward and forward to bridge a similar distance as later with CBM @ SIS100.

# Data path performance – FLES input and output data rates


FLES  
input



FLES  
output




run 2448  
 June 16, 2022  
 Au + Au, T = 1.23 AGeV  
 av. collision rate: 300 - 400kHz  
 av. data rate 2.4 GB/s to disc



# The DAQ rack water cooling system

NEW



Day-1 setup:

> 16 deg C inlet to rack


> 18 deg C return from rack

> Connected to the cooling backbone of the TH hall (03/2024)

> Heat exchanger and pump for secondary circuit cooling two DAQ racks

# The CBM DAQ cooling


This cooling setup is a **GAMECHANGER!!!**




DAQ operation during any season

- Racks were installed in September 2020, but only air cooled with for the first 3 years
- Cooling configuration in the **CBM DAQ** identical to racks in the **Green IT Cube**
- Significantly lower temperature in the container (FPGA  $<70^{\circ}\text{C}$ )
- Reduction of noise level due to closed doors in the backside

# Temperature difference with water cooled racks




> High power load to be tested next week with dry runs



> FPGA temperature reduced to below 70 °C




# The Common Readout Interface card (CRI1) aka BNL-712 v2



- > All CBM subsystems are using the CRI1 from 2021 to transfer data into the FLES
- > Development of BNL for ATLAS (FELIX)
- > CBM owns ~ 32 CRI1 by now (2024)
- > Common production with sPHENIX (BNL)
- > Some components are EOL since spring 2021
- > CBM@FAIR will need **200 pcs** of a successor, the CRI2


# The FELIX family

## CRI1



> FLX-182 (2023) and FLX-155 (2024) are both an option for a CRI2!

# FLX-182



1x ✓  
to be  
ordered

- CBM will buy a FLX-182 (Versal) prototype card (price tag 13 kUSD)
- The FLX-155 will provide 48x links (= 2x FLX-182) on same footprint
- Both are similar to our CRI2 specs, with faster PCIe and Versal FPGA



# Three CRI2 hardware options




**Common Readout Interface Board  
(CRI) 2.0  
Hardware Specifications**

Version 1.4


DAQ Working Group  
October 23, 2023


There are 3 options to choose from for a CRI2:

- > 1) – development of a readout board (36 GBT links) according to our own specification
- > 2) FLX-182 – development of BNL for ATLAS HL-LHC phase (24 GBT links), CBM will buy 1 board
- > 3) FLX-155 – development of BNL for ATLAS HL-LHC phase (48 GBT links), available from autumn 2024
- > This is a technology choice, which will define our readout system until ~2035
- > CBM needs to pick one of these options




- > CBM has setup a prototype DAQ chain over the past ~5 years
- > The full data readout and processing chain is being commissioned
- > The mCBM setup needs to be scaled up (x20) for CBM @ FAIR
- > CBM will require 200x PCIe based FPGA cards (CRI2) for day-1
- > A hardware platform for the CRI2 card will be selected till 2025






Thank you  
for your attention

Thank you  
for your attention




# Bonus slides



# mFLES Status

- > The mFLES setup is our workhorse for FLES development and mCBM
  - Sole readout and control system for mCBM
  - Demonstrator and development platform for FLES software
- > Constantly evolving and growing setup
  - First installation in Green-IT-cube in 2012
- > Setup includes all key components needed for CBM@SIS100



# mFLES Entry Stage

- Located in the Target Hall mCBM DAQ container next to the mCBM cave
- White Rabbit uplink to GSI machine timing system
- Multimode fiber connection to detector systems
- Two TFC master nodes
- 6 entry nodes with a total of 12 CRIs
- 300m long-range InfiniBand connection to GC
  - 800 GBit/s bandwidth
- Nodes can work in two modes:
  - Stand-alone development (develXX)
  - FLES clusters node (enXX)



Master Clock

TFC System

Entry Node with CRIs



# mFLES Build and Processing Stage



- Build/Processing stage in Green-IT cube
- Heterogeneous setup
  - 8+4 local processing nodes
  - up to 32 cores/64 threads, 256 GB RAM
  - Head node for infrastructure services and login (cbmfles01)
- Local buffer storage for data recording
  - 56 TB fast NVMe SSD buffer
  - 320,8 TB HDD buffer
- 200 GB/s InfiniBand HDR to mCBM and Virgo
  - Application level routing between separate IB fabrics
- Local online processing or timeslice forwarding to Virgo cluster

2nd gen  
Processing Nodes  
with local storage

Head Node


2nd gen  
Processing Nodes  
with local storage

1st gen  
Processing Nodes






# DAQ / Data Transport using CRIs




- > This is the CBM DAQ prototype rack
- > 1x Timing and Fast Control (TFC) server
- > 6x Entry Nodes (EN)




# Single mode fiber (as used between mCBM and Green-IT-Cube)

144x  
core  
trunk  
fibers  
for  
mCBM





six  
144x  
core  
trunk  
fibers  
in C17

300 m long OS2 cable: mCBM to Green-IT-Cube  
about 1/3 of the length required at SIS 100 / FAIR



# FAIR construction site – October 2021





Thank you  
for your attention