

## The Data Acquisition for the PANDA Phase-0 Experiment at MAMI

EM

## **Oliver Noll**

Helmholtz Institute Mainz

PANDA FEE/DAQ Workshop PANDA Collaboration Meeting 24/2 Darmstadt 26.06.2024



- 1. The PANDA Phase-0 Experiment at MAMI
- 2. The Data Acquisition Concept
- 3. Phase-0 Firmware for SADC
  - 1. Direct Line Messages
  - **2.** Feature Extraction
  - 3. Time Sorted Hit Packaging and Triggered Readout

EΛ

4. Inter Chip Communication on SADC

#### FAIR, PANDA and FAIR Phase-0

- Facility for Antiproton and Ion Research (FAIR)
- antiProton ANnihilation at DArmstadt (PANDA)
  - **1.5 GeV/c 15 GeV/c** ( $\Delta p/p \sim 10^{-4}$ )
  - Fixed target experiment
  - $2 \cdot 10^7 \, \bar{p}p$  annihilations/second
  - Excellent particle identification
  - Radiation tolerance of the materials





122

The PANDA Electromagnetic Calorimeter and its Usage at PANDA Phase-0



### A FAIR Phase-0 Experiment at the Mainz Microtron





- FAIR Phase-0: FAIR detectors in stand-alone experiments
- PANDA backward calorimeter is completely developed
- Measurement of the double virtual pion transition form factor (TFF)  $F_{\pi^0\gamma*\gamma*}$  for spacelike momenta
- Primakoff electroproduction
- A1 experimental hall of Mainz Microtron
- Electron beam on highly charged target



Measurement of the Electromagnetic Transition Form Factor of the  $\pi^0$  in the Space-Like Region via Primakoff Electroproduction. Letter of Intent, 2020

The PANDA Electromagnetic Calorimeter and its Usage at PANDA Phase-0





#### Analogue Cluster Trigger



 Splitter, Backplane and CFD tested

EMP

Splitter boards and backplanes in production



#### EMP **Oliver Noll** Data Concentrator and Clock/Trigger Distribution Digital trigger implemented > Signal Monitor, 855 MeV, Low Amplification -400 -400 -800 -1000 APD0 APD1 - APD0 - APD1 . - APD0 - APD1 - APD0 - APD1 LG=015 -400 -600 -800 -1000 Crystal 1 — APO0 — APO1 - APD0 - APD1 - APD0 - APD1 - APD0 - APD1 LG=8-400 -400 -400 -100 -100 TRB3 SC (GSI) Crystel 2 APD0 APD1 APD0 APD1 - APO0 - APO1 - APD0 - APD1 Throughput Time < 200 ns -100 -400 -400 -1000 -1000 Crystal 3 — APD0 — APD1 10 Time [\_s1] Time [\_s1] Crystal 7 APD0 APD1 30 15 Time [\_st] Crystal 11 - APD0 - APD1 - 15 Time [\_s1] Orystal 15' - APD0 - APD1 - 30 Teme [\_s1] Cluster Data Compute Detector Amplification Transmission ADC **FPGA** Trigger Concentrator Nodes

#### Analogue Readout Chain

#### **Direct Line Messages (DLMs)**





- Need of defined and finite trigger propagation
- Network transport layer (4) is not "direct"

- Utilising control symbols within 8b/10b encoding
- Development of DLM protocol with Michael Böhmer (TU München)
- Many possibilities:
  - Arbitrary payload
  - Different trigger types
  - Synchronous resets
  - ...
- Core features implemented on SADC





### SADC Firmware



Reminder of feature extraction methods

PANDA EMC Session February 2024

ΕΛ



Detector

### **Digital Pulse Identification and Parameter Extraction on FPGA**

-50 

-200

-250

-300

-350<u></u>∟

Amplitude -150 rising

500

Cluster

Trigger

#### Identification



Amplification

Transmission

#### **Digital Pulse Shaping**

falling

1000

Derivation  $\rightarrow$  Integration

Built-in baseline follower

Elimination of falling edge

Time [ns]

1500

2000

ADC

Time

8/22



**Digital Signal Processing for APFEL Preamplifier Pulses** 



#### **SADC Firmware**



EN





#### Cliver Noll Time Sorted Hit Packaging on FPGA

**150** μs



One UDP package per time column

- Working and tested implementation
- Huge improvement for cluster building algorithm in analysis
- Busy TX lane

EN

#### Time Sorted Hit Packaging on FPGA – Compression Mode

**Oliver Noll** 

150 *μs* 

SADC Firmware



- Filling package with time columns up to UDP payload limit
- Or: timeout [0:65535] ns
- Timeout = 0 ns → former case
- Working and tested implementation
- Measured free streaming capability:
  - 310 kHz / channel
  - 19.84 MHz / SADC
  - Trace monitor
  - Rate monitor
  - Config monitor

## Time Sorted Hit Packaging on FPGA – Triggered Readout



**Oliver Noll** 

Data Concentrator TRB3 SC (GSI)

- Readout trigger from TRB3 SC
- Configurable delay on SADC (trigger → gate open)
- Configurable gate length on SADC



EMP



#### Time Sorted Hit Packaging on FPGA – Triggered Readout

**Oliver Noll** 

150 *μs* 



Bunch of time columns within 100 ns gate

Sending only time columns within gate after trigger

- Dramatically decrease of network load
- System is still internally "free streaming"



### Time Sorted Hit Packaging on FPGA – Triggered Readout

**Oliver Noll** 

A

	File Edit View agmaas@hadanapu - sadc 20 - fpga port: 56000 total rate:	agmaas@ha Search Terminal 5:~/repo/sadc_p 11144.470 kHz	danapc5:~/repo/sa Help hase0_software - readout rate:	dc_phase0_so /apps\$ pyth 0.090	ftware/apps non3 Get_Ra ) kHz	tes.py -ho	▲ _ □ ×		
SADC-Rate	170.883 197.549 170.662 186.075 250.380 155.604 181.873 172.518	204.918 148. 167.001 165. 165.046 177. 199.808 143. 188.484 177. 144.628 148. 182.963 183. 208.963 154. agmaas@ha Search Terminal S:~/repo/sadc_p	615 159.388 598 193.776 440 188.844 807 161.793 695 199.285 459 147.753 259 167.693 778 136.168 danapc5: ~/repo/sa Help	204.338 172.875 180.219 169.115 142.247 216.563 206.838 173.618 /dc_phase0_so	197.456 165.113 149.725 144.587 152.044 200.177 196.416 161.336 ftware/apps	160.405 171.292 150.594 172.130 202.805 176.561 173.744 160.787	128.825 179.716 165.208 164.482 189.103 168.011 174.030 172.224	•	Sending only time columns within gate after trigger Dramatically decrease of network load System is still internally
Receiver-Rate	-sadc 20 port: 56000 total rate: 1.972 2.356 1.960 2.209	129.705 kHz 2.468 1. 1.960 1. 1.870 2. 2.365 1.	772 1.844 906 2.336 137 2.177 673 1.894	2.370 1.969 2.082 1.938	2.278 1.956 1.710 1.648	1.938 1.958 1.791 2.012	1.507 2.079 1.928 1.944		"free streaming"
	2.861 1.797 2.110 1.976	2.208 2. 1.674 1. 2.135 2. 2.412 1.	046 2.263 643 1.749 180 1.897 830 1.634	1.653 2.504 2.426 1.982	1.778 2.310 2.249 1.953	2.404 2.054 1.965 1.816	2.222 1.917 2.085 1.984	]	

EMP

### PANDA Phase-0 Data Acquisition – Data Flow

- 640 Crystals
- 1280 APDs



- 40 SADCs
- 2560 Channels



80 links

- TRB3 SC
  - Clock
  - Trigger



#### 90 links

- One master board
- Nine slave boards with 10 links each
- But data transmitted via backplane at 1 Gbit/s



EM

- Data of all SADCs can't flow over TRB backplane
- Are 80 links needed?

#### PANDA Phase-0 Data Acquisition Benchmarks





#### **SADC Firmware**



**SADC Firmware** 

- Blocks in black: active on both FPGAs
- Block in green: active on FPGA connected to TRB3 SC

EN

- Blocks in red: active on FPGA connected to network switch
- Same firmware for both FPGAs
- Behaviour is determined by GEO-Address and configuration





SADC Firmware

18/22



















- Many routing possibilities
- Theoretically even at runtime...
- Load balancing (?)





### Network Topology – Phase-0 DAQ



#### Single link readout of SADCs

- Free streaming: ~150 kHz/Channel
- Seven TRB slave cards

- Two uplinks per TRB slave
- Uplink addressing via VLAN ID
- Maximum bandwidth: 14 Gbit/s
  - Free streaming: ~50 kHz/Channel
- Two 10 Gbit/s uplinks to server
- Phase-0 conditions:
  - Event hit rate: 200 kHz/Channel
  - Trigger rate: 100 kHz
  - Gate width: 100 ns
  - Rate reduction factor: 100
  - Readout rate: 2 kHz/Channel



#### Phase-0 DAQ Status

- DAQ hardware is ready
- > 40 SADCs with unique DNA-ID (thanks to Gießen and single link readout)
- SADC Phase-0 firmware is finished
  - Feature extraction optimised on calorimeter signals (2020)
  - All non-hit data at any time (traces, rates and config packages) (2021)
  - Internal (auto) request modus for traces, rates and config packages (2023)

EMP

- Time sorted hit packaging for efficient event building (2023)
- Hit package compression to optimise bandwidth consumption (2023)
- Clock recovery from TRB 3 SC (2023)
- Triggered readout via "Direct Line Messages" (TRB 3 SC) (2024)
- VLAN to optimise upstream capability (2024)
- Traces have timestamps to connect traces with hit data (new)
- Inter-Chip communication to optimise resource consumption (new)
  - Arbitrary network topologies possible
  - Only one SADC firmware needs to be maintained
- Trigger pipeline and gate generator for triggered readout (new)  $\checkmark$
- Gießen and Mainz joint venture beam time July 2024
  - Test Gießen detector with Mainz Phase-0 DAQ at A2
  - Complete Phase-0 readout chain



#### ADC Alignment and T0 Walk



S WAY

EMP

### Time Resolution at Room Temperature

Oliver Noll



PANDA Feature Extraction on SADC: Measured Time Resolution at Room Temperature

EMP

### Digital Pulse Identification and Parameter Extraction - Performance



• Relative Energy Resolution (2018)



EMP

#### PANDA Technical Design Report (TDR) requirements:

- $a_{\text{TDR}} \leq 1\%$
- $b_{\text{TDR}} \le 2\frac{\%}{\sqrt{\text{GeV}}}$
- $c_{\text{TDR}} \leq 3 \text{ MeV}$

• 
$$\sigma_E/E(1 \text{ GeV})_{\text{TDR}} \le 2.5\%$$



### Digital Pulse Identification and Parameter Extraction - Performance



Table 1. Output of the digital signal processing unit of one ADC channel for one hit.



EM

.

- Light pulser measurement (2024)
- Measurement in agreement with simulation (High Gain)
- Discrepancy between measurement and simulation for Low Gain due to digital resolution limitations
- But < 1 ns at the relevant region



### Digital Pulse Identification and Parameter Extraction - Performance



#### Back then:

EM

- Measurement of neutral pion decay with two 4x4 prototypes in 2022
- Synchronisation with light pulser
- Energy calibration not optimal

#### <u>Today:</u>

- Now synchronisation with TRB3 SC
- Well calibrated subunits for Phase-0

🥖 Oliver Noll									
U	nique	DNA-ID							

######################################	file was aut file was aut g file name: of creation: ernoll@uni-	//////////////////////////////////////	dc_data_logic/ .txt :49	""""""""""""""""""""""""""""""""""""""	//////////////////////////////////////	######################################	******	""""""""""""""""""""""""""""""""""""""	***********************
#SADC N	o Interface	Interface IP	SADC MAC	SADC IP	Default Port	FPGA1 ID	FPGA2 ID	VLAN TCI	Receiver Server por
00	ens4f0	192.168.030.001	cafebabe0001	192.168.030.011	50020	00	01	00	56000
01	ens4f0	192.168.030.001	cafebabe0002	192.168.030.012	50020	02	03	00	56000
02	ens4f0	192.168.030.001	cafebabe0003	192.168.030.013	50020	04	05	00	56000
03	ens4f0	192.168.030.001	cafebabe0004	192.168.030.014	50020	06	07	00	56000
04	ens4f0	192.168.030.001	cafebabe0005	192.168.030.015	50020	08	09	00	56000
05	ens4f0	192.168.030.001	cafebabe0006	192.168.030.016	50020	10	11	00	56000
06	ens4f0	192.168.030.001	cafebabe0007	192.168.030.017	50020	12	13	00	56000
07	ens4f0	192.168.030.001	cafebabe0008	192.168.030.018	50020	14	15	00	56000
08	ens4f0	192.168.030.001	cafebabe0009	192.168.030.019	50020	16	17	õõ	56000
09	ens4f0	192.168.030.001	cafebabe000a	192.168.030.020	50020	18	19	00	56000
10	ens4f0	192.168.030.001	cafebabe000b	192,168,030,021	50020	20	21	00	56000
11	ens4f0	192 168 838 881	cafebabe000g	192 168 030 022	50020	22	23	00	56000
12	ens4f0	192 168 030 001	cafebabe000d	192 168 030 023	50020	24	25	00	56000
13	onc/f0	192.168 838 881	cafebabe0000	192 168 030 024	50020	26	27	00	56000
14	ens4f0	192.168 030 001	cafebabe000e	192 168 030 025	50020	28	29	00	56000
15	ons/f0	192.168 838 881	cafebabe0001	192 168 030 026	50020	30	31	00	56000
16	onc/f0	102 169 030 001	cafebabe0010	102 169 030 027	50020	30	33	00	56000
17	ens410	192.168.030.001	cafebabe0011	102 168 030 029	50020	32	35	00	56000
10	ens410	102 160 030 001	cafebabe0012	102 160 030 020	50020	34 36	33	00	56000
10	ens410	102.100.030.001	cafebabe0015	192.100.030.029	50020	20	30	00	50000
9	ens410	192.100.030.001	cafebabe0014	192.100.030.030	50020	10	39 41	00	56000
20	ens410	102.100.030.001	calebabe0015	192.108.030.031	50020	40	41	00	50000
21	ens410	192.100.030.001	carebabe0010	192.100.030.032	50020	42	45	00	50000
22	ens410	192.108.030.001	calebabe001/	192.108.030.033	50020	44	45	00	56000
23	ens4t0	192.168.030.001	carebabe0018	192.168.030.034	50020	40	4/	00	56000
24	ens4T0	192.168.030.001	catebabe0019	192.168.030.035	50020	48	49	00	56000
25	ens4f0	192.168.030.001	cafebabe001a	192.168.030.036	50020	50	51	00	56000
26	ens4T0	192.168.030.001	Catebabe001b	192.168.030.037	50020	52	53	00	56000
27	ens4f0	192.168.030.001	catebabe001c	192.168.030.038	50020	54	55	00	56000
28	ens4f0	192.168.030.001	cafebabe001d	192.168.030.039	50020	56	57	00	56000
29	ens4f0	192.168.030.001	cafebabe001e	192.168.030.040	50020	58	59	00	56000
30	ens4f0	192.168.030.001	cafebabe001f	192.168.030.041	50020	60	61	00	56000
31	ens4f0	192.168.030.001	cafebabe0020	192.168.030.042	50020	62	63	00	56000
32	ens4f0	192.168.030.001	cafebabe0021	192.168.030.043	50020	64	65	00	56000
33	ens4f0	192.168.030.001	cafebabe0022	192.168.030.044	50020	66	67	00	56000
34	ens4f0	192.168.030.001	cafebabe0023	192.168.030.045	50020	68	69	00	56000
35		192.168.030.001	cafebabe0024	192.168.030.046	50020	70	71	00	56000
36		192.168.030.001	cafebabe0022	192.168.030.047	50020	72	73	00	56000
37		192.168.030.001	cafebabe0023	192.168.030.048	50020	74		00	56000
38		192.168.030.001	cafebabe0024	192.168.030.049	50020		77	00	56000
39		192.168.030.001	cafebabe0025	192.168.030.050	50020			00	56000
40		192.168.030.001	cafebabe0027	192.168.030.051	50020	83	84	00	56000
41	enc/fA	192 168 838 881	cafebabe0028	192 168 030 052	50020	85	86	00	56000

Configurable Defined by

Configurable

EMP

**DNA-ID** 



### Splitter, Backplane, CFD and TRB3 SC





### Backplane, Controller and SADC

