

ToASt ASIC development status

D. Calvo, F. Cossio, G. Mazza, M. Mignone, R. Wheadon

INFN sez. di Torino


mazza@to.infn.it

May 31st, 2022

Specifications


Specification	Min	Max	Unit
Input capacitance	2	17	pF
Max rate per strip		40	kHz
Input charge	1	40	fC
Noise		1500	e ⁻
Preamp peaking time	50	≥ 100	ns
Channels per chip	64		
Reference clock		160	MHz
Charge resolution	8		bits
Time resolution (pk-pk)		6.25	ns
Time resolution (r.m.s.)		1.8	ns
Power consumption		256	mW
Chip dimensions	4.5 × 3.5		mm ²
Pads position	On two sides only		

ToASt channel schematic



- Common time reference : 12 bits time stamp distributed to all channels
- Time stamp can be Gray-encoded
- LE and TE registers latch time stamp at comparator rising/falling edges

ToAsT architecture



Output data format

- Data output in 32 bits words over 160 Mb/s serial links
- It can be configured to use 1 or 2 links
- Frame : rollover time for the time stamp counter, i.e. 25.6 μ s at 160 MHz
- Data within a frame are packed within a frame header and a frame trailer
- Frame header contains chip id and frame number
- Frame trailers contains the number of valid samples and CRC

Packet type	Header <i>2 bits</i>	Data <i>30 bits</i>
Data	11	Region[2:0] Channel[2:0] Le[11:0] Te[11:0]
Header	10	10 ChipId[6:0] Reserved[12:0] FrameN[7:0]
Trailer	01	01 DataCnt[11:0] CRC[15:0]
Sync	00	00 1100 1100 1100 1100 1100 1100 1111

Control unit

- Serial link at 1/2 of the master clock frequency
- Input : 16 bits command
- Output : 16 bits data
- Address :
 - a_B : broadcast address
 - $a_6 a_5 a_4 a_3 a_2 a_1 a_0$: chip address
- 16 12-bits Global Control Registers (GCR)
- 64×2 12-bits Channel Control Registers (CCR)


Control data format

Function	Data 4 bits	Op code 12 bits
Chip Select	1101	01a ₆ a ₅ a ₄ a ₃ a ₂ a ₁ a ₀ 00
Chip Deselect	0000	00xx xxxx xxxx
Register select (channel)	0100	0000r ₂ r ₁ r ₀ 0c ₂ c ₁ c ₀ a ₀
Register select (region)	0100	0000r ₂ r ₁ r ₀ 1a ₃ a ₂ a ₁ a ₀
Register select (global)	0100	00010a ₆ a ₅ a ₄ a ₃ a ₂ a ₁ a ₀
Register write	0101	d ₁₁ d ₁₀ d ₉ d ₈ d ₇ d ₆ d ₅ d ₄ d ₃ d ₂ d ₁ d ₀
Register read	0110	0000 0000 0000
No operation	1111	0000 0000 0000
<i>Reserved for config output</i>	1000	d ₁₁ d ₁₀ d ₉ d ₈ d ₇ d ₆ d ₅ d ₄ d ₃ d ₂ d ₁ d ₀

Reset management



- Asynchronous power-on reset : for start-up only
- Synchronous, pulse length encoded reset :
 - 1 clock cycle reset pulse : ignored
 - 2 clock cycles reset pulse : time stamp counter and Tx units reset
 - 3 clock cycle reset pulse : ignored
 - $n \geq 4$ clock cycles reset pulse : global reset

ToASt prototype




- CMOS UMC 0.11 μm technology
- Digital-on-top design flow
- Die size : $3.24 \times 4.41 \text{ mm}^2$
- Left pads pitch (on two rows) : $63 \mu\text{m}$
- Right pads pitch : $90 \mu\text{m}$
- Three power domains : analog, digital, digital pads (*all supply voltages at 1.2 V*)
- One external analog reference ($V_{BG} = 600 \text{ mV}$)
- SLVS driver/receivers
- Submitted on April 26th 2021
- Received on October 15th 2021

Test PCB




- Test setup based on a Xilinx Kintex 7 Evaluation Board
- Few external components (voltage regulators, SLVS to LVDS converters/drivers)
- Adjustable supply voltage
- Possibility to mount a detector




Measurement - transfer function

Before calibration




After calibration (gain & offset)



- No smoke at power-on
- Configuration interface ok
- Data transmission ok
- All 64 channels respond correctly to test pulse
- Fairly large gain spread
 - Expected : depends on a very small current
 - Channel level gain calibration implemented - gain spread reduce from 12% to 1.7%
 - Channel level offset calibration implemented - offset spread reduced from 30% to 5.8%
- Power consumption : 180 mW @1.2 V
 - Lower than expected → *to be understood*



Measurement - gain calibration



- Calibration procedure :



- For each channel, measure the transfer curve for each channel ToT I bias DAC value
- Select a reference gain
- For each channel, select the DAC value providing the closest gain

Measurement - test pulse ranges





- Test pulse input with internally programmable amplitude via 6+1 bit internal DAC.
- Two test pulse ranges (*the +1 bit*):
 - Normal range : up to 16 fC, step 0.25 fC
 - Extended range : up to 66 fC, step 1.03 fC
- Non linearity (rms) <0.64% in the 2÷16 fC range

Measurement - leading edge





- Test : test pulses synchronous with reset
- Leading edge time
 - Average (*top*)
 - rms (*bottom*)
- Events per channel : 100
- Time bin : 6.25 ns

Measurement - trailing edge




- Test : test pulses synchronous with reset
- Trailing edge time
 - Average (*top*)
 - rms (*bottom*)
- Events per channel : 100
- Time bin : 6.25 ns

Measurement - noise



- S-curve obtained with channel threshold scan
 - Test pulse resolution and global threshold resolution too coarse
 - Baseline resolution gives similar results but with fewer points
- Conversion from DAC codes to input charge from simulations
- 10 channels analyzed so far, no input capacitance
- Average noise : 0.034 fC (211 e^-)
- Maximum noise : 0.05 fC (312 e^-)

Cross section - preliminary results



- Very preliminary results (*ophthalmic* fit)
- Estimated cross section for 200 MeV protons : 3×10^{-15} cm²
- Hadron flux 5×10^6 hadrons/(cm²×s) → 9.3×10^{-2} errors/(h chip)
- *To be understood* : only 1→0 errors observed

Spare slides

ToASt pinout

Pin name	Direction	Description
in[63:0]	In	Analog inputs
PonRstb	In	Power on asynchronous reset
RstSync	Rx	Synchronous reset
ChipAddr[6:0]	In	Chip address
TestPulse	In	Digital test pulse
CfgRx	Rx	Configuration receiver
CfgTx	Tx	Configuration transmitter
TxOut_0	Tx	Data serial output 0
TxOut_1	Tx	Data serial output 1
V_{BG}	In	Analog bandgap reference
V_{DDA}, V_{SSA}	IO	Analog supply and ground
V_{DDD}, V_{SSD}	IO	Digital supply and ground
V_{DDE}, V_{SSE}	IO	Pads supply and ground