



AGH UNIVERSITY OF SCIENCE
AND TECHNOLOGY

Development of front-end electronics for STT readout

Dominik Przyborowski, Marek Idzik AGH-UST
Measurements with straw tubes done at UJ with the help of **P. Salabura and J. Smyrski** group

Faculty of Physics and Applied Computer Science
AGH University of Science and Technology

Darmstadt PANDA XXXIX Collaboration meeting December 2011




Outline

- Architecture and design
- Glimpse of measurements
- Summary

Front-end electronics design goals

- Fast readout of various sensors
 - straw tubes mainly, shaping with elimination of long ion tail needed
 - standard shaping for other sensors (delta-like sensor pulse)
- Precise (1-2 ns) time measurement
- TOT amplitude measurement
- LVDS differential output for time and TOT
- Additional analog output
- Detector capacitance up to $\sim 30\text{pF}$
- Variable gain from $\sim 2\text{mV/fC}$ to $\sim 20\text{mV/fC}$
- Variable peaking time from 15ns to 40ns
- Stabilized baseline

Front-end architecture




- Preamplifier with variable gain and time constant
- CR-RC² shaper with variable T_{peak} (default $\sim 20\text{ns}$ for delta)
- Tail cancellation with two variable time constants
- Baseline stabilized by BLH circuit
- Leading edge discriminator for time measurements
- Fast LVDS output
- Buffered analog output



AGH

ASIC - First prototype

- ASIC designed and fabricated in AMS 0.35 μ m technology
- Four channels implemented
- Peripherals not yet designed - reference and threshold voltages delivered externally - DACs, bandgap, etc.. need to be added in the future
- ~ 15.5 mW/channel plus LVDS (~ 12 mW)
- Channel size 200 μ m x 1130 μ m




Glimpse of preliminary results


- Preliminary measurements verifying the functionality and some of the parameters started
- Measurements stopped before completing chip characterization - setup containing the front-end had to be prepared for testbeam in Juelich (~2 weeks ago)
- Measurements will restart in few days.
- Here only some example plots...
- Some more results in other talk(s)

Example of S-curve and Gain measurement

Measurements are done for configuration with CR-RC² shaping plus tail cancellation




S-curves




Gain

Example of Gain and Noise measurement

Measurements are done for configuration with CR-RC² shaping, NO tail cancellation




Gain




Noise

Timewalk and jitter example

Measurements are done for configuration with CR-RC² shaping plus tail cancellation




Timewalk




Jitter

TOT example







Configuration without tail cancellation

Width [ns]




Configuration with tail cancellation

Examples of pulses from straw tube Tail cancellation




Tail cancellation network has ~4000 possible settings. Here only few are shown.

Example of Fe⁵⁵ energy spectrum




TOT measurement



Analog output measurement



Test beam results - will be covered in other talk here only example...





Summary and plans

- First prototype of front-end ASIC for STT produced
- Preliminary results encouraging
- Systematic tests in progress...
 - by now only the preliminary tests in configuration with tail cancellation done.
- Final architecture need to be decided based on TOT vs amplitude comparison
- Present chip comprises only basic channel functionality. In final one more channels and all peripherals need to be designed/added
- Present technology is AMS 0.35um, not yet fixed...
- Budget for PANDA at AGH-UST needs to be solved