



FEE test' october 2011

ASIC settings for test with pulser (voltage step on 0.25pF input capacitor - „delta” current pulse):

- Threshold 1.28 V, base line 1.20 V
- Threshold corresponds to ~ 10 fC and is limited by the pick-up noise
- Tail cancellation $R_{t_1} = 31$ kOhm; $R_{t_2} = 11$ kOhm
 $C_{t_1} = 6$ pF; $C_{t2} = 1.2$ pF

FEE-Straws connection

Connectors for base line & 4 threshold settings




ASIC

bus for ASIC programming


analog output

LVDS: (T, ΔT)

Amplitude vs charge with straw connected to input




Simulation: from STS TDR



TOT vs charge with straw connected


Width [ns]



10 fC is a minimum charge we could measure (minimum threshold above noise)

Amplitude and TOT histograms with iron ^{55}Fe source (2.9 and 5.8 keV)



10-Oct-11
15:57:53





HV – straw 1650 V

histograms taken on digital scope

Amplitude spectrum-scope



TOT spectrum-scope



TOT [μs]




Full Read-out scheme for source tests

FEE-ASIC (channels)
4x LVDS output (T, TOT)

TRB

HUB

Central Trigger




128 TDC channel
100 ps binning

- ✓ can connect up to 16 TRB's
- ✓ conversion to Gbit Ethernet
- ✓ -event building on PC

- free running clock
or
- reference trigger
from detector

Platou measurement with ^{55}Fe



Threshold ~10 fC

TOT : HV 1600-1750 in 50 V steps

