

# PANDA Collaboration Meeting



### Pixel readout status report

### *G.Mazza* on behalf of the MVD Torino group

Gianni Mazza

PANDA Meeting at GSI, September 5th 2011



# **Pixel specs**



Pixel size	$100  imes 100 \ \mu m^2$
Chip active area	11.4 × 11.6 mm² (116 rows, 110 cols)
<i>dE/dx measurement</i>	ToT, 12 bits dynamic range
Max input charge	50 fC
Noise floor	<32 aC (200 e <sup>-</sup> )
Clock frequency	155.52 MHz
Time resolution	6.45 ns ( 1.9 ns r.m.s. )
Power consumption	$< 750 mW/cm^2$
Max event rate	$6 \cdot 10^6$
Total ionizing dose	< 100 kGy

Gianni Mazza



## **Readout scheme**





Option 1

### Option 2

PANDA Meeting at GSI, September 5<sup>th</sup> 2011



## ToPiX v3



- Layout submitted on February 7<sup>th</sup> received May 16<sup>th</sup>
- $4.5 \text{x4} \text{ mm}^2$  die area
- CMOS 0.13 μm DM technology
- Triple redundancy-based SEU protection
- End of column logic
- 160 Mb/s SLVS serial output
- Pads for bump bonding



# **Double cell**





Common bus

#### Gianni Mazza

#### PANDA Meeting at GSI, September 5th 2011



# **End of column**





PANDA Meeting at GSI, September 5<sup>th</sup> 2011



# ToPiX v3 layout





- \* 4.5 mm × 4 mm
- \* CMOS 130 nm
- \* Clock frequency 160 MHz
- bump bonding pads
- \*  $2 \times 2 \times 128$  columns
- \*  $2 \times 2 \times 32$  columns
- \* 32 cells EoC FIFO
- \* SEU protected EoC
- \* Serial data output
- \* SLVS I/O

PANDA Meeting at GSI, September 5<sup>th</sup> 2011



# ToPiX v3 test status



- Four chips (without sensors) mounted
- \* At 160MHz can only read and program first ~32 pixels of each column
- \* At 50MHz (with pre-emphasis disabled) full operation
- \* S-curve working well (programmable internal test pulse)
- Baseline measurements ok
- \* On-pixel DACs characterised and correction applied
- \* Optimisation of analogue parameters ongoing but likely to change significantly with sensor assemblies
- \* Acquisition system is working ( 4 boards )

Gianni Mazza



# Clock frequency problem



- At 160 MHz only the first 32 pixels of the 128 cells columns work correctly
- \* Response improves when the frequency is decreased
- Prototype full column has 30% longer bus and 10% more cells than the final chip
  - unfortunately this is not sufficient
- \* better simulation model for the bus is required
- \* column readout can be slowed down with no significant effects
- \* new bus driver architecture required ?



Gianni Mazza



#### PANDA Meeting at GSI, September 5<sup>th</sup> 2011





#### PANDA Meeting at GSI, September 5<sup>th</sup> 2011



# Functional tests @ 50 MHz





Gianni Mazza



Gianni mazza

PANDA Meeting at GSI, September 5th 2011



Gianr

## **Baseline correction**





2011



Gain & Noise





*iber 5<sup>th</sup> 2011* 









PANDA Meeting at GSI, September 5<sup>th</sup> 2011



# **GBT** chipset



### Radiation tolerant chipset :

- \* GBTIA : Transimpedance optical receiver
- \* GBLD : Laser driver
- \* GBTx : Data and Timing Transceiver
- \* GBT-SCA : Slow control ASIC

### Supports :

- Bidirectional data transmission
- \* Bandwidth :
  - $\rightarrow$  Line rate : 4.8 Gb/s
  - $\rightarrow$  Effective : 3.36 Gb/s

#### Gianni Mazza

### Target Applications :

- \* Data readout
- \* TTC
- Slow control and monitoring links

### Radiation Tolerance :

- \* Total dose
- Single Event Upset



# **Power regulator**



\* ToPiX power supply 1.2 V –  $I_{DC} \sim 1$  A ( estimated )

 $\rightarrow$  voltage drop on cables is not negligible

- A DC-DC converter solution compatible with the radiation levels and the magnetic field of a silicon tracker is under development
   @ CERN for sLHC
- \* Current CERN version :  $V_{IN} 10 \div 12 \text{ V}, V_{OUT} = 1.8 \div 3.3 \text{ V}, I_{OUT} < 3 \text{ A}$
- \*  $V_{OUT} = 1.5 \text{ V}, I_{OUT} < 3-4 \text{ A now avail.}$
- \* Board position t.b.d.

 $\rightarrow$  ToPiX internal regulator t.b.d.



PANDA Meeting at GSI, September 5<sup>th</sup> 2011



## Conclusions



- \* A pixel readout architecture has been defined waits for more detailed rate simulations to be finalized.
- F/E ASIC with full pixel cells and columns has been designed and tested – a new prototype, with full end of column logic is currently under test.
- \* A GBT-based interface to the DAQ system is under evaluation. Contacts with the CERN GBT group ongoing.
- \* Started discussion with a CERN group for radiation tolerant DC-DC converter. Solutions based on the AMIS ASIC and commercial chips are under evaluation.



## **Next steps**



- \* Test of ToPiX v3
- ★ Simulations of the ToPiX updated architecture with the data
  ← input from simulations
- ToPiX bus modeling
- \* ToPiX more accurate power estimation ( from v3 tests )  $\rightarrow$  input to cooling design
- \*  $1^{st}$  approximation definition of the data trasmission board and the power regulator board  $\rightarrow$  input to mechanical design
- \* New aluminium cables testing with SLVS drivers





# Backup slides

Gianni Mazza

PANDA Meeting at GSI, September 5th 2011





Gianni Mazza



## **ToPiX block diagram**





Gianni Mazza

PANDA Meeting at GSI, September 5th 2011

312.5 Mb/s



## **Data format**





Gianni Mazza



# **ToPiX ASIC**



- \* Custom development for the PANDA MVD
- Provides spatial and time coordinates plus energy resolution measurement (via ToT)
- \* Compatible either with p-type or n-type detectors
- \* Self triggered architecture
- \* Each event has a 12 bits time reference
- Double rate serial readout
- Radiation tolerant
- \* Data corresponding to a 12 bits counter cycle (26.21 μs) are packed in a frame, with an 8 bits frame counter (6.71 ms cycle)

Gianni Mazza



## **Pixel cell**





PANDA Meeting at GSI, September 5th 2011