



Barrel - Backplane electronics status update





Christopher Hahn* for the PANDA collaboration

*2nd Physics Institute, University Gießen, Germany


HIC
for **FAIR**
Helmholtz International Center




- **Overview**
- **Last prototype version of high-voltage board**
- **High-voltage measurements**
- **Detailed comparison between external and onboard measurements**
- **Proposed calibration algorithm**
- **Summary**



- 11200 PWO-II crystals in PANDA Barrel EMC (in 16 slices)
- 22400 large-area avalanche photo diodes (APDs)
 - each APD needs individual adjustable high-voltage
 - one backplane supplies eight APDs
 - match in pairs and maybe octets







- **Tripple PCB setup**
 - HV distribution & regulation
 - Connector board for custom signal cables
 - Board for FlexPCBs / ASICs
 - Connectors to FEs
 - 8x2 Diff. Line drivers
 - APFEL I/F buffers
 - Temp/Humidity sensors




- Daisy chaining of Backend-Interface for 5 (10) backplane PCBs for preseries slice → Saves 4/5 of slow control cables (36 vs. 180)
- Use DACs for HV adjustment
- 180 Backplanes per slice needed
→ 200 with ~10% margin
→ 3200 for full barrel
- Depending on APD matching voltage range can be adjusted

Using a daisy chained SPI interface











Last prototype version of HV Board


8

- Mass production of the SerialAdapter ASIC got delayed (190 are just enough for first slice with 5% safety margin)
- Final fixes and order of the PCBs for the HV control got delayed due to sick leave
 - Final Prototype is currently used for further tests
 - Software Interface is under rework
- Settled for a new voltage adjustment range
34V → 16V
- New DAC setting correspondence
37mV to 18mV











Detailed comparison between external and onboard measurements – temperature stabilized

12




Detailed comparison between external and onboard measurements – temperature stabilized

13




Detailed comparison between external and onboard measurements – temperature stabilized

14




Detailed comparison between external and onboard measurements – temperature stabilized




Simulation of DAC switching over time – temperature stabilized

16




Simulation of DAC switching over time – temperature stabilized

17




Detailed comparison between external and onboard measurements – temperature stabilized

18




Detailed comparison between external and onboard measurements – temperature stabilized

19




- **Drift of the onboard measurements due to dielectric absorption can be observed – only after switch on of primary HV**
- **Time constant of the drift in the order of 100h - 150h**
- **Temperature dependance measurements are necessary**
 - **change of high-voltage can be observed in direct measurement and onboard measurements**
 - **at some point thermal equilibrium can be expected**
- **Some deviations between successive measurements of the ADS1115**
 - **iterate over several measurements to add statistics**
 - **external reference measurement necessary**
 - **fix DAC setting to HV output**

Proposed Calibration algorithm



Proposed Calibration algorithm



- Final Prototype is currently used for further tests
- Software Interface is under rework
- Calibration and test environment is foreseen to be installed within the year
- Known behaviour of HV-PCB gets condensed into calibration algorithm
- HV-PCBs for the first slice are ordered
- Mass production of the SerialAdapter ASIC got delayed (190 are just enough for first slice with 5% safety margin)
- Most active components have been purchased
- Some adjustments to passive components were made → passive components are ordered
- Currently in contact with assemblers

