
Status of the DAQ electronics for the PANDA - From Uppsala

- PANDA DC
- LVDS ROB
- Crate Electronics
 - Backplane
 - Power Supplies
 - Crate Controller

Panda DC

Gb/ 60×14




Gb/s 16 ×

Status


- 1. The device is in production. Delivery of the first assembled device is scheduled: 30.11.2020
- 2. The FPGAs are purchased (10 pcs)
- 3. The FireFly modules (non-standard pig-tail lengths) are purchased
- 4. Remaining is:

Testing and programming






- LVDS ROB





- LVDS ROB




Status:

- Design obtained from the 64-channel
 ADC for the EMC Forward Endcap
- 90% of necessary work done
- To be submitted for production in the first week of November
 - Samtec ECUE (12-channel)
 - safe transfer with buffers (400 Mb/s)
 - AC transfer up to 1.2 Gb/s up to 3 m
 - 144 I/O




ADC Crate Electronics






- Rear crate compartment electronics

Backplane and Power










Rear crate compartment electronics



Status:

Power supply

- Good efficiency (90%)
- Coils need manufacturing (winding) and testing
- Irradiation tests pending (applied for at KVI)

Backplane

Will need some small modifications to comply to the new crate controller


Assembly

Cooling tests pending




- PolarFire -based Crate Controller

Crate Controller



ADC Crate Electronics


- Evaluation card with Libero development system





- Evaluation card with Libero development system


A project containing 6 channels 2Gb/s and 2 channels 6.25 Gb/s





Crate Controller

Dual channel VTRx Test version, 2 x 4,8 Gb/s




VTRx are obsolete



Crate Controller

Future plans: Dual channel VTRx+ 2 x 10 Gb/s



Old artwork of the future Crate Controller VTRx+ will be produced 2021

ADC Crate Electronics

PolarFire IBERT test


Status

Hardware:

- Hardware design completed
- Recently sent for production

Firmware:

- Canvas project in Libero is ready (mux 3 x 2 Gbit/s \rightarrow 6.25 Gbit/s
- Successful elimination of external PLL, which consumes ca 700 mW
- Successful time deterministic tests of bilateral communication to ADC
- New master student assigned for development of ADC control firmware





Thank You!