



Status of PASTTREC ASIC tests

A. Malige akshay.malige@doctoral.uj.edu.pl

PANDA Collaboration meeting June 2020





23 - 06 - 2020

Front-end electronics

The FEE card contains two 8-channel PASTTREC chips (D.Przyborowski et al., JINST_013P_0516. (2016))





Schematic representation of the front end electronics functions with a concepts of signal shaping with analog circuitry.

Signal shaping, ion-tail cancellation using CR-RC, discriminator for signal





Settings
black : $TC_{C1} = 10.5 pF$, $TC_{R1} =$
$27k\Omega$, $TC_{C2} = 0.9pF$, $TC_{R2} =$
$20k\Omega;$
red: $TC_{C1} = 6pF, TC_{R1} = 23k\Omega$,
$TC_{C2} = 0.6 pF$, $TC_{R2} = 11 k\Omega$;
green: $TC_{C1} = 16.5 pF$, $TC_{R1} =$
$11k\Omega, TC_{C2} = 0.9pF, TC_{R2} = 5k\Omega;$

Analogue output for 3 optimal TC settings found for the preamplifier gain K=1 mV/fC, peaking time 20ns,

Goals

- > Align baselines to set common disc.threshold (treat all the channels equally)
- Lower noise = lower operational discr.threshold, high time resolution, low operating voltage, slower aging effect (i.e < 6 mV @ Gain 1mV/fC)</p>
- High gain uniformity, baseline position uniformity



Amplitudes of 16 output signals versus input charge for the same ASIC configuration with S.Dev < 1.3%



Distribution of the baseline levels accumulated from 198 channels

Design goals

- > Tracking resolution of ~156 um at gain 1mV/fC, 6 mV discr.threshold and Tp 20 ns
- Results from STT and FT from in beam measurements 2016 / 19
- > PASTTREC ASIC for STT / FT design goal reached



Baseline Alignment procedure

- > Baseline adjustment 30 mV to + 30 mV (1 LSB = 2 mV)
- > Automatic baseline alignment technique developed



Baseline Alignment procedure

- > Baseline adjustment 30 mV to + 30 mV (1 LSB = 2 mV)
- Automatic baseline alignment technique developed

Count profile from a noise scan of 1 asic @ gain 4mV/fC and gaussian fit (before baseline alignment)

Connected to detector module

Disconnected from detector module



Tests of the ASICS

- ➤ Scan made for 1 channel at a time
- Connected to det.module
- Noise width determined from gaussian fit over count profiles
- S-Curve measurement using a pulse generator



- **Two settings :** Gain **4mV/fC**, Peaking time 15ns & 20 ns
- **Software :** Written in Python 3, uses TRBnet interface to communicate with ASICs
- ★ Repository : <u>https://github.com/HADES-Cracovia/pasttrectools</u>

Tests of the ASICS

- ➤ Scan made for 1 channel at a time
- Connected to det.module
- Noise width determined from gaussian fit over count profiles
- S-Curve measurement using a pulse generator

- unaligneg
- Two settings : Gain 4mV/fC, Peaking time 15ns & 20 ns
- **Software :** Written in Python 3, uses TRBnet interface to communicate with ASICs
- ★ Repository : <u>https://github.com/HADES-Cracovia/pasttrectools</u>

Noise width calculation (8 channels)

Counts @ FEE output measured as a function of baseline level



New packed asics

Mean baseline position

 $\begin{array}{l} \mathsf{B}_{i} - \mathsf{baseline for bin i (i = 1..32)} \\ \mathsf{C}_{i} - \mathsf{counts registered for baseline B}_{i} \\ \mathsf{B}_{imV} = (\mathsf{B}_{i} * 2) - 32 \\ \end{array} \qquad // \text{ from LSB to mV , baseline values go from -32 to 32 mV} \\ \mathsf{BI mean} = \frac{\Sigma B_{imV} \cdot C_{i}}{\Sigma C_{i}} \end{array}$

> Stable baseline position irrespective of TC setting.



Comparison of bonded and packed asics

- \succ σ < 3 mV @ Tp 20 ns gain 4mV /fC (@ Gain 1 mV/fC < 1 mV)
- Discr.threshold of 24mV ~8 sigma above noise (eq.to 6mV for gain 1mV/fC)
- Allows to lower the detector operating voltage to 1700 V
- > No significant difference between the packed and bonded asics (preliminary)



Tests with output load capacitance

- PASTTREC needs additional load capacitance on analog output for stability
- Boards (one FEE) connected to the same module
- 12 22 pF suitable for packed asics





MDC (HADES) chambers @ GSI





- Rectangular cells (5x5 to 14x10) mm²
- Wire of different lengths(13-75 cm ~10pF/m)
- Use same noise scanning software and ASIC settings (gain 4 mV/fC, 15 ns rise time)



- Quantify noise:
- * MDC HV off \rightarrow no gas amplification
- baseline calibrated
- detect count rate by scanning threshold (analog to S-curve)
 → gives a measure for amplitude distribution of noise per channel
- Fit width and turning point of distribution
 - → threshold at turning point is interpreted as average measure of the noise amplitude
- Different types of noise in different channels observed → various distributions:

Noise comparison

noise width (RMS)

channel no

scan 0

bonded asic

packed asic

10

12

14

- Gain 4 mV/fC, Tp 15 ns \succ
- RMS of baseline/threshold in units of DAC-LSB = 2 mV \succ
- Similar RMS for bonded and packed asics \succ
- MDC typical threshold 30 (60 mV) \succ



Summary

- No significant difference in the asic types (packed bonded)
- > Automatic baseline tuning is a faster and accurate technique.
- Baseline position does not depend on FEE settings
- > $\sigma < 1$ mV/fC in FT FEE's, hence discr.threshold 6 mV is a safe option
- > Dependence of FEE noise on detector module to be further studied



Noise comparison bonded / housed ASICS

- Connected to Driftchamber wires 62 -66 cm long (FPC 32-35)
- Gain = 2, peaking time = 15 ns



Module 0

Module 1



Module 0_a



Module 0_b

