



Digital Signal Processing for the APFEL

Oliver Noll

PANDA-Collaboration Meeting 18/3

November 2018



- 1 APFEL ASIC Feature Extraction
- 2 Integration of Feature Extraction into SADC
- 3 MAMI Beamtest with SADC



Digital Signal Processing

Properties

- Hit detection
- Time
- Energy (pulse height)

Requirements on Feature Extr.

- Fast (calculation time)
- Sensitive to ASIC pulse shape
- Linear
- Threshold as low as possible
- Dead time as short as possible





Digital Signal Processing

Filter

- Modification of transfer function
- Suppression of HF noise
- \Rightarrow smoothing


Feature Extraction

- Determination of amplitude
- T_0 determination
- Pileup detection/correction





Filter (smoothing)




transfer function

$$H(j\omega) = \frac{G(j\omega)}{F(j\omega)}$$

output function


input function



Smoothing via Finite Impulse Response (FIR) Filter


Idea

- Transfer function suppressed HF noise (low pass)
- Z transformation of impulse response
- $H(z) = \sum_{n=0}^N h(n) \cdot z^{-n}$
 - $h(n)$: Filter Koeffizienten
 - $z = e^{i\omega T}$
- Each output value is weighted sum of most recent input values
- $\text{out}[n] = h_0 \text{in}[n] + h_1 \text{in}[n-1] + \dots + h_N \text{in}[n-N]$






Smoothing via Finite Impulse Response (FIR) Filter





Smoothing via Finite Impulse Response (FIR) Filter



Smoothing via Finite Impulse Response (FIR) Filter

Benefits


- Reliable smoothing procedure (stable, no self-excitation)
- No pulse washout (pulse slope)
- Best way to increase signal/noise ratio

Drawback

- FIR filtering eats FPGA resources



Smoothing via Finite Impulse Response (FIR) Filter



Implementation

- Efficient synthesis with Digital Signal Processing slices (DSP)
- ~ 1 DSP slices per tap, 25 taps \cdot 32 channel 800 DSP slices
- 600 DSP slices on XC7K160T
- Need of resource saving implementation



Implementation with Distributed Arithmetic

Idea: Using Look Up Tables (LUT) instate of multiplication slices

$$y = \sum_{k=0}^K h_k \cdot x_k$$

$$x_k = \sum_{n=0}^N b_{kn} 2^n$$

...

$$y = \sum_{n=0}^N \left[\sum_{k=0}^K h_k \cdot b_{kn} \right] 2^n$$

Precalculated and stored in Look Up Tables (LUT)

FIR with Distributed Arithmetic

VHDL Generator

- Software package which generates hardware description
- Free choose of parameters
 - Number of taps
 - Samplingrate
 - Pass-/stopband
 - Fix point resolution
 - ...

Hardware Simulation

- GHDL testbench
- Timing integrity

```

////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
--// company: Helmholtz-Institut Mainz
--// Engineer: Oliver Noll
--//
--// Create Date: 03/11/2018 14:47:11
--// Design Name: FIR via DA
--// Module Name: FIR_DA
--// Project Name: Feature Extraction of APFEL ASIC Pulses
--// Target Devices:
--// Tool Versions:
--// Description:
--//
--// Dependencies:
--//   lut_0.vhdl
--//   lut_3.vhdl
--//   lut_10.vhdl
--//   lut_15.vhdl
--//   lut_20.vhdl
--//
--// Revision:
--// Revision 0.01 - File Created
--// Additional Comments:
--// Number of Taps:      25
--// LUT Size (bit):      5
--// Parameter Precision (bit): 18
--// Pass Band [MHz]:    [0.0, 8.0]
--// Stop Band [MHz]:    [10.0, 40.0]
--// Sampling Rate [MHz]: 80.0
--// ADC Resolution (bit): 14
--//
////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use ieee.math_real.log2;
use ieee.math_real.ceil;

entity fir is
generic(
    C_WIDTH      : Integer := 10;
    N_TAPS       : Integer := 25;
    N_LUT        : Integer := 5;
    );

```

The screenshot shows a hardware simulation environment. On the left, a component list is visible, including 'FIR_DA' and various LUT components. The main area displays a waveform plot with multiple signals, showing a step-like function and its filtered output. The signals are color-coded and labeled with their respective names.

Time Measurement and Amplitude EXtraction (TMAX)

TMAX Amplitude Path

- Sensitive to rising edge
- Cancels out falling edge
- No overshoot
- Baseline subtraction

Derivative:



$$D[i] = T[i + r] - T[i]$$

Heaviside function Θ :

$$x \mapsto \begin{cases} 0 & : x < 0 \\ 1 & : x \geq 0 \end{cases}$$

TMAX:

$$F_{TMAX} = \sum_{i=0}^N D[i] - \Theta[-D[i]] \cdot D[i]$$



Time Measurement and Amplitude EXtraction (TMAX)

TMAX Time Path

- T_0 at maximum
- Linear interpolation between samples
- Implementation with LUT

Derivative:



$$D[i] = T[i + r] - T[i]$$

Time at change of sign:

i_0 and i_1

Linear Interpolation



$$T_0 = i_0 + \frac{D[i_0]}{D[i_0] - D[i_1]}$$



Time Measurement and Amplitude EXtraction (TMAX)


Is it worth all the effort?

- \bar{P} ANDA operates triggerless
- FIR improves time resolution:
better time resolution \rightarrow better energy resolution






Integration of Feature Extraction into SADC



RedPitaya: One channel DAQ


x 64



PANDA SADC (P. Marciniewski): 64 channel


Integration of Feature Extraction into SADC

Bonn Firmware



Johannes Müllers
HISKP, Bonn


- Firmware for Crystal Barrel
- GitLab repository
- Meetings in Bonn
- Helping hand





Integration of Feature Extraction into SADC

Mainz Firmware

- Using Bonn infrastructure
- Triggerless
- FIR filtering
- TMAX feature extraction
- New data package concept
- Full hardware simulation



MAMI Beamtest with SADC



MAMI Beamtest with SADC

Setup


- PROTO16-2 (4x4)
- SADC with Mainz firmware
- Triggerless
- Reference scintillator

Measuring Program

- Energies: 195,450,855 MeV
- Different APD gains
- Central shot in every crystal
 - Linearity
 - Energy resolution
- Rate scan (up to 400 kHz)
- FIR tap scan

Single Spectra Example


Crystal 6, Energy 450 MeV, Gain 300






Sum Spectra Example


Sum Spectra, Central Crystal 6



Linearity




Relative Energy Resolution




Rate scan

Single Spectrum, Central Crystal 6, Tap 05, Wehnelt U 12.90 [V], Sc. Rate 102.0 [kHz], Dt. Rate 105.7 [kHz]



Rate scan



With $\tau = 400$ ns and $c = 5$ kHz




Conclusion

- Development of APFEL feature extraction is finished
- Performance tested with hardware and software simulations
- First implementation into SADC
- Successful beamtest at MAMI




Backup

FIR with Distributed Arithmetic




$$y = \sum_{n=0}^N \left[\sum_{k=0}^K h_k \cdot b_{kn} \right] 2^n$$


FIR with Distributed Arithmetic



Single Spectrum, Central Crystal 6, Tap 05, Wehnelt U 12.90 [V], Sc. Rate 102.0 [kHz], Dt. Rate 105.7 [kHz]



Single Spectrum, Central Crystal 6, Tap 05, Wehnelt U 12.55 [V], Sc. Rate 398.0 [kHz], Dt. Rate 341.2 [kHz]



Single Spectrum, Central Crystal 6, Tap 05, Wehnelt U 12.55 [V], Sc. Rate 398.0 [kHz], Dt. Rate 341.2 [kHz]

