

ADC based DAQ Status

Lioubov Jokhovets & Andreas Erven (Forschungszentrum Jülich, ZEA)

Axel Ackens (Forschungszentrum Jülich, ZEA)

Daniel Durini (Forschungszentrum Jülich, ZEA)

Tanja Hahnrahts-von der Gracht (Forschungszentrum Jülich, IKP)

Paweł Kulesa (IFJ PAN Kraków)

Henner Ohm (Forschungszentrum Jülich, IKP)

Krzysztof Pysz (IFJ PAN Kraków)

James Ritman (Forschungszentrum Jülich, IKP)

Roger Heil (Forschungszentrum Jülich, ZEA)

Thomas Sefzick (Forschungszentrum Jülich, IKP)



Valery Serdyuk (Forschungszentrum Jülich, IKP)

Stefan van Waasen (Forschungszentrum Jülich, ZEA)



Peter Wintz (Forschungszentrum Jülich, IKP)

Peter Wüstner (Forschungszentrum Jülich, ZEA)

System overview



16-Slot open VPX crate



Chassis Topology


Slot numbers are logical, physical slot numbers may be different

Expansion Plane (DFP = 8 lanes)




8-in +8_out Lvds lines

Data Plane (FP = 4 lanes)


Management Plane (IPMB)




16-Slot 6U Multi Plane Development Chassis Topology Wiring Diagram.




Boards Overview



Signal chain



Amplifier/Shaper




OPA847  **TEXAS INSTRUMENTS**

HIGH GAIN BANDWIDTH:
3.9GHz




LOW INPUT VOLTAGE NOISE:
 $0.85\text{nV}/\sqrt{\text{Hz}}$

HIGH SLEW RATE: $950\text{V}/\mu\text{s}$


LOW SUPPLY CURRENT:
18.1mA



Amplifier: performance, footprint




- peaking time of 20 ns,
- amplification of 400,
- 20 MHz BW;
- SNR of 53 dB without cable
- SNR of 35 dB with 12 m cable connected to Straw tube
- <70 mW/channel



- Pipelined ADC, offering the best trade off between power consumption and sampling rate (100 mW/ channel)
- Serial outputs allow high integration level
- Variable sampling rate from 80 up to 166 MSPS,
- and higher rates in interleaving mode with reduced channel number, change to HMCAD 1520 offering internal interleaving mode

Open VPX Front board

Virtex FPGA chip surrounded with 40 4-channels ADCs, resulting into 160 processing channels/board





Sampling performance: two error contributions




noise




Sampling phase



Rising edge fitting




Mat Lab simulation: sampling phase error, peaking time 20 ns, 100 MSPS




Mat Lab simulation: sampling phase error


peaking time 20 ns, 100 -480 MSPS



Mat Lab simulation: sampling phase error, peaking time 20 ns, 100 -480 MSPS + Noise




Added white Gaussian noise with amplitude equal to 1,7 -3% of maximum amplifier value.




Accuracy dependent on sampling rate

Setup 1: $T_{\text{peak}}=20$ ns, STT rising edge of 30-50 ns




110-200 MSPS \rightarrow 0,5 ns

Setup 2 (min peaking time by 12-m long cable): $T_{\text{peak}}=10$ ns, STT rising edge of 15-30 ns





200-500 MSPS \rightarrow 0,25 ns


Time resolution: reserve



Board stacking: add-on-board




System throughput in dedicated RAW mode



BW: 8 lines x 10 Gbps = 80 Gbps

Acquisition board



- 160 ch/board
- Hit rate: 0.7 MHz/ch
- Format: 32 bit/leading edge

to ctr. board


Straw number → 12 bits	Le time → 12 bits	Energy → 8 bits
32bit/Le		

$160 \times 0.7 \text{ MHz} \times 32 \text{ bit} = 3,6 \text{ Gbps}$

$\text{BW: } 8 \text{ lines} \times 10 \text{ Gbps} = 80 \text{ Gbps}$


Controller board

5 x 10 Gbps Ethernet, optical links



$3,3 \times 14 = 50 \text{ Gbps}$

Configuration for Test Beam in 2017



- Design consists of 3 units: analog sampling/processing and communication;
- The layout of this units can be started in parallel;
- Analog unit is approved, shows a very good performance;
- Sampling/processing unit is designed to reach a very high system integration grade and allows data sorting and clustering. It is matched to analog unit to achieve a high performance;
- Whole design is simulated/evaluated and tested;

to do

- The noise influence will be increased with the higher channel count;
- 12 m cable crosstalk is not simulated/tested;
- Interleaving ADC is not tested;
- GTH Transceivers on Virtex are not proved.