

Implementation of UDP into Jülich Readout System

André Goerres, Dariusch Deermann, Simone Esch, Marius Mertens


April 29th, 2013
FEE-Workshop, Alba

Outline

- Jülich Digital Readout System
 - Purpose & Structure
- Firmware Developments
 - LCD on the Board
 - Ethernet Connection
 - Single Register Handling
 - Block Data Transfer
 - First Performance Results
- Conclusion


Concept of the Jülich Readout System

- Flexible system for readout of front-end chips under development
- Based on FPGA (Virtex-6), ML605 board from Xilinx
- Successful use in Jülich testbeam (Dez. 2012)
up to 25 MBit/s



Concept of the Jülich Readout System

- Flexible system for readout of front-end chips under development
- Based on FPGA (Virtex-6), ML605 board from Xilinx
- Successful use in Jülich testbeam (Dez. 2012)
up to 25 MBit/s




Structure of the Jülich Readout System

FE-Chip

FPGA


PC / Notebook




MRF: MVD Readout Framework

Simplification of Development

- Use built-in LCD
 - Easily adaptable to user's needs
 - Example:
FPGA temperature and fan speed



- Temperature in °C
- ADC value of the temperature
- Fan speed setting:
from »01« [slow] to »20« [fast]



Why Change to Ethernet (UDP)?

- **Advantages**


- + Almost no investment costs
(Compared to ~1500 € for SIS1100)
- + No additional drivers on PC side
- + Useable with notebook
- + UDP feasible for FPGA
- + Additional communication link on ML605

- **Disadvantages**

- Development needed
- No validation for receiving in UDP

UDP: User Datagram Protocol

Single Register Handling




Single Register Handling - Performance

- Performance Test:
 - read register 10^6 times
 - SIS: ~ 4.7 Mbit/s
 - UDP: ~ 0.9 Mbit/s
- Reasons:
 - Software not yet performance optimized
 - UDP overhead per package
 - only for single register


Package Contribution
Compl. Header: 46 Byte
Data Word: 4 Byte

Block Data Transfer (DMA)




- Performance Test:
 - read 10^7 entries from DMA buffer
 - SIS: ~ ? Mbit/s (during last testbeam in Jülich ~ 25 Mbit/s)
 - UDP: ~ 45 Mbit/s
- Ongoing Optimizations:
 - Only request once, send multiple packages
 - First implementation stops after one UDP package is full
 - Data handling inside software


»Multi« Block Data Transfer



»Multi« Block Data Transfer



»Multi« Block Data Transfer



- Multiple packages with one request
 - ML605 firmware: 
 - MRF framework: 

Conclusion

- Jülich Digital Readout System
 - Modular structure with ML605-board
 - Easily adaptable to custom chip development
 - Successful use at Jülich testbeam
- Communication to PC
 - Switch to UDP standard
 - Optimizations in progress
 - Usage of widely accessible hardware

Conclusion

- Jülich Digital Readout System
 - Modular structure with ML605-board
 - Easily adaptable to custom chip development
 - Successful use at Jülich testbeam
- Communication to PC
 - Switch to UDP standard
 - Optimizations in progress
 - Usage of widely accessible hardware

Thank you!

a.goerres@fz-juelich.de