

The Data Acquisition for the PANDA Phase-0 Experiment at MAMI

EM

Oliver Noll

Helmholtz Institute Mainz

- EMC Meeting, Bochum -07.02.2024



1. The PANDA Phase-0 Experiment at MAMI

EN

- 2. The Data Acquisition Concept
- 3. Network Topology
- 4. Feature Extraction (Benchmarks)
- 5. Time Sorted Hit Packaging and Triggered Readout

Oliver Noll

FAIR, PANDA and FAIR Phase-0

- Facility for Antiproton and Ion Research (FAIR)
- antiProton ANnihilation at DArmstadt (PANDA)
 - **1.5 GeV/c 15 GeV/c** ($\Delta p/p \sim 10^{-4}$)
 - Fixed target experiment
 - $2 \cdot 10^7 \, \bar{p}p$ annihilations/second
 - Excellent particle identification
 - Radiation tolerance of the materials





122

The PANDA Electromagnetic Calorimeter and its Usage at PANDA Phase-0



A FAIR Phase-0 Experiment at the Mainz Microtron





- FAIR Phase-0: FAIR detectors in stand-alone experiments
- PANDA backward calorimeter is completely developed
- Measurement of the double virtual pion transition form factor (TFF) $F_{\pi^0\gamma*\gamma*}$ for spacelike momenta
- Primakoff electroproduction
- A1 experimental hall of Mainz Microtron
- Electron beam on highly charged target



Measurement of the Electromagnetic Transition Form Factor of the π^0 in the Space-Like Region via Primakoff Electroproduction. Letter of Intent, 2020

The PANDA Electromagnetic Calorimeter and its Usage at PANDA Phase-0





Analogue Cluster Trigger



 Splitter, Backplane and CFD tested

EMP

Splitter boards and backplanes in production



EMP **Oliver Noll** Data Concentrator and Clock/Trigger Distribution Digital trigger implemented > Signal Monitor, 855 MeV, Low Amplification -400 -400 -800 -1000 APD0 APD1 - APD0 - APD1 . - APD0 - APD1 - APD0 - APD1 LG=015 -400 -600 -800 -1000 Crystal 1 — APO0 — APO1 - APD0 - APD1 - APD0 - APD1 - APD0 - APD1 LG=8-400 -400 -400 -100 -100 TRB3 SC (GSI) Crystel 2 APD0 APD1 APD0 APD1 - APO0 - APO1 - APD0 - APD1 Throughput Time < 200 ns -100 -400 -400 -1000 -1000 Crystal 3 — APD0 — APD1 10 Time [_s1] Time [_s1] Crystal 7 APD0 — APD1 30 13 Time [_st] Crystal 11 - APD0 - APD1 - 15 Time [_s1] Orystal 15' - APD0 - APD1 - 30 Teme [_s1] Cluster Data Compute Detector Amplification Transmission ADC **FPGA** Trigger Concentrator Nodes

Analogue Readout Chain

Oliver Noll

Direct Line Messages (DLMs)





- Need of defined and finite trigger propagation
- Network transport layer (4) is not "direct"

EM

- Utilising control symbols within 8b/10b encoding
- Development of DLM protocol with Michael Böhmer (TU München)
- Many possibilities:
 - Arbitrary payload
 - Different trigger types
 - Synchronous resets
 - ...
- Core features implemented on SADC



Oliver Noll

Network Topology – Working Solution



- 40 SADC (80 x 1 Gbit/s)
- 10 x TRB 3 SC slaves (2 x Crates)

EM

- 4 SADCs per slave
- 2 Uplinks
- 8 Gbit/s \rightarrow 2 Gbit/s (VLAN)
- Switch: 20 Gbit/s \rightarrow 2 x 10 Gbit/s
- Network bandwidth reduction factor: 4

Pros:

- Working solution (VLAN is implemented on SADC)
- No data transfer between FPGAs is needed

Cons:

- Need for second TRB Crate
- (Small) increase of complexity
- Bandwidth reduction (factor 4)

Network Topology – Aspired Solution

Oliver Noll



• 40 SADC (80 x 1 Gbit/s)

EM

- 4 x TRB 3 SC slaves (1 x Crate)
 - 10 SADCs per slave
- Direct uplink to switch (40 uplinks)
- Switch: 40 Gbit/s \rightarrow 4 x 10 Gbit/s
- Network bandwidth reduction factor: 2

Pros:

- Simplification of network traffic in TRB
- VLAN can be used to optimise layer 2
- Bandwidth reduction (factor 2)
- More hardware backup (second TRB crate is not needed)

Cons:

• SADC firmware is a bit more complex





SADC Firmware



- Blocks in black: active on both FPGAs
- Block in green: active on FPGA connected to TRB3 SC

EI

- Blocks in red: active on FPGA connected to network switch
 - Same firmware for both FPGAs
 - Behaviour is determined by GEO-Address

SADC Firmware





SADC Firmware



- Reminder of feature extraction methods
- Performance of feature extraction

EΛ





Oliver Noll

Detector

Digital Pulse Identification and Parameter Extraction on FPGA

-50

-200

-250

-300

-350<u></u>∟

Amplitude -150 rising

500

Cluster

Trigger

Identification



Amplification

Transmission

Digital Pulse Shaping 50 Components of Amplitude Extraction

falling

1000

Derivation \rightarrow Integration

Built-in baseline follower

Elimination of falling edge

Time [ns]

1500

FIR

 D_{inv}^*

2000

ADC

 F_{TMAX}

Time



Digital Signal Processing for APFEL Preamplifier Pulses



Digital Pulse Identification and Parameter Extraction - Performance





EMP

.

- Light pulser measurement (2024)
- Measurement in agreement with simulation (High Gain)
- Discrepancy between measurement and simulation for Low Gain due to digital resolution limitations
- But < 1 ns at the relevant region

Digital Signal Processing for APFEL Preamplifier Pulses





Digital Pulse Identification and Parameter Extraction - Performance



• Relative Energy Resolution (2018)



EMP

PANDA Technical Design Report (TDR) requirements:

- $a_{\text{TDR}} \leq 1\%$
- $b_{\text{TDR}} \le 2\frac{\%}{\sqrt{\text{GeV}}}$
- $c_{\text{TDR}} \leq 3 \text{ MeV}$

•
$$\sigma_E/E(1 \text{ GeV})_{\text{TDR}} \le 2.5\%$$



Digital Pulse Identification and Parameter Extraction - Performance



Back then:

EM

- Measurement of neutral pion decay with two 4x4 prototypes in 2022
- Synchronisation with light pulser
- Energy calibration not optimal

<u>Today:</u>

- Now synchronisation with TRB3 SC
- Well calibrated subunits for Phase-0





SADC Firmware



EΛ

SADC Firmware



Oliver Noll Time Sorted Hit Packaging on FPGA



EM

Time Sorted Hit Packaging on FPGA

Oliver Noll

150 μs



One UDP package per time column

- Working and tested implementation
- Huge improvement
 for cluster building
 algorithm in analysis
- Busy TX lane

EN

Time Sorted Hit Packaging on FPGA - Update

Oliver Noll

150 *μs*

SADC Firmware



- Filling package with time columns up to UDP payload limit
- Or: timeout [0:65535] ns
- Timeout = 0 ns → former case
- Working and tested implementation
- Measured free streaming capability:
 - 310 kHz / channel
 - 19.84 MHz / SADC
 - Trace monitor
 - Rate monitor
 - Config monitor



DLM



Data Concentrator TRB3 SC (GSI)

- Readout trigger from TRB3 SC
- Configurable delay (trigger \rightarrow gate open)
- Configurable gate length







Time Sorted Hit Packaging on FPGA - Update

Oliver Noll

150 μs



Bunch of time columns within 100 ns gate

Sending only time columns within gate after trigger

ΕΛ

- Dramatically decrease of network load
- System is still internally "free streaming"





PANDA Phase-O Data Acquisition Benchmarks

- 640 Crystals
- 1280 APDs



- 40 SADCs
- 2560 Channels



TRB3 SC

- Clock
- Trigger



• Data Throughput

EM



- Exclusive event rate *O*(mHz)
- Event hit rate ~ 200 kHz/Channel
- Free streaming bandwidth *O*(40 Gbit/s)
- Trigger rate *O*(100 kHz)
- Trigger mode bandwidth *O*(100 Mbit/s)





Summary and Outlook

- PANDA Phase-0 at MAMI
- PANDA backward calorimeter used to measure pion transition form factor
- Essential DAQ hardware is in Mainz or at the assembly process
 - Backplane tested ✓
 - Splitter tested
 - CFD tested
- Essential parts of TRB3 SC integration is done
- Update of SADC Phase-0 firmware 2024
 - Improved time sorted hit packaging (free streaming: 310 kHz / channel)
 - TRB interface via "Direct Line Messages"
 - Preparation for triggered readout
 - VLAN ready 🗸
 - New internal (auto) request modus for traces, rates and config packages
- Inter-Chip communication implementation is ongoing





ADC Alignment and T0 Walk



S WAY

EMP

Time Resolution at Room Temperature

Oliver Noll



PANDA Feature Extraction on SADC: Measured Time Resolution at Room Temperature

EMP



Splitter, Backplane, CFD and TRB3 SC



EM



Backplane, Controller and SADC



EM