



# The Data Acquisition for the PANDA Phase-0 Experiment at MAMI

Oliver Noll

Helmholtz Institute Mainz

- EMC Meeting, Bochum -

07.02.2024







# Outline

- 1. The PANDA Phase-0 Experiment at MAMI**
- 2. The Data Acquisition Concept**
- 3. Network Topology**
- 4. Feature Extraction (Benchmarks)**
- 5. Time Sorted Hit Packaging and Triggered Readout**

# FAIR, PANDA and FAIR Phase-0

- Facility for Antiproton and Ion Research (FAIR)
- **anti**Proton **AN**nihilation at **D**armstadt (**P**ANDA)
  - 1.5 GeV/c – 15 GeV/c ( $\Delta p/p \sim 10^{-4}$ )
  - Fixed target experiment
  - $2 \cdot 10^7$   $\bar{p}p$  annihilations/second
  - Excellent particle identification
  - Radiation tolerance of the materials




# A FAIR Phase-0 Experiment at the Mainz Microtron

## The $g_\mu - 2$ -Puzzle

$g = \frac{\mu_s}{\mu_L} = 2$ , point-like spin- $\frac{1}{2}$  particles (Dirac-Theory)

$a_l = \frac{gl-2}{2} = 0$ , anomalous magnetic moment

Radiative corrections  $\rightarrow a_l \neq 0$




$$\left. \begin{aligned} a_\mu^{\text{SM}} &= 0.00116591782(43) \\ a_\mu^{\text{Exp.}} &= 0.00116592061(41) \end{aligned} \right\} 4.2 \sigma$$

FermiLabs, 2021

## Standard Modell Calculation

$$a_\mu^{\text{SM}} = a_\mu^{\text{QED}} + a_\mu^{\text{EW}} + a_\mu^{\text{QCD}}$$

nonperturbative




- Hadronic Light-by-Light scattering
- Huge contribution to uncertainty
- Pseudo scalar (PS) mesons  $\pi^0, \eta, \eta'$

## Data-driven approach


$$a_\mu^{\text{HLbL,PS}} = \int_0^\infty dQ_1 \int_0^\infty dQ_2 \int_{-1}^1 d\tau w(Q_1, Q_2, \tau) F_{P_{\text{PS}}\gamma^*\gamma^*}(-Q_1^2, -(Q_1 + Q_2)^2) F_{P_{\text{PS}}\gamma^*\gamma^*}(-Q_2^2, 0)$$

V. Pauk, M. Vanderhaeghen 2014, M. Hoferichter 2018




Measurement of the Electromagnetic Transition Form Factor of the  $\pi^0$  in the Space-Like Region via Primakoff Electroproduction. Letter of Intent, 2020

- FAIR Phase-0: FAIR detectors in stand-alone experiments
- PANDA backward calorimeter is completely developed ✓
- Measurement of the double virtual pion transition form factor (TFF)  $F_{\pi^0\gamma^*\gamma^*}$  for spacelike momenta
- Primakoff electroproduction
- A1 experimental hall of Mainz Microtron
- Electron beam on highly charged target





# Signal Digitisation and Processing











# Analogue Cluster Trigger






- Splitter, Backplane and CFD tested ✓
- Splitter boards and backplanes in production




# Data Concentrator and Clock/Trigger Distribution




- Digital trigger implemented ✓



Throughput Time < 200 ns



TRB3 SC (GSI)






# Direct Line Messages (DLMs)




- Need of defined and finite trigger propagation
- Network transport layer (4) is **not** “direct”
- Utilising control symbols within 8b/10b encoding
- Development of DLM protocol with Michael Böhmer (TU München)
- Many possibilities:
  - Arbitrary payload
  - Different trigger types
  - Synchronous resets
  - ...
- Core features implemented on SADC ✓



Extraction of DLMs


Clock Recovery







# Network Topology – Working Solution



- 40 SADC (80 x 1 Gbit/s)
- 10 x TRB 3 SC slaves (2 x Crates)
  - 4 SADCs per slave
  - 2 Uplinks
  - 8 Gbit/s → 2 Gbit/s (VLAN)
- Switch: 20 Gbit/s → 2 x 10 Gbit/s
- Network bandwidth reduction factor: 4

### Pros:

- Working solution (VLAN is implemented on SADC)
- No data transfer between FPGAs is needed


### Cons:

- Need for second TRB Crate
- (Small) increase of complexity
- Bandwidth reduction (factor 4)






## SADC Firmware



- Blocks in black: active on both FPGAs
- Block in green: active on FPGA connected to TRB3 SC
- Blocks in red: active on FPGA connected to network switch
- Same firmware for both FPGAs
- Behaviour is determined by GEO-Address



# SADC Firmware




- Reminder of feature extraction methods
- Performance of feature extraction




# Digital Pulse Identification and Parameter Extraction on FPGA


## Identification



## Digital Pulse Shaping



## Time



Detector

Amplification

Transmission

Cluster  
Trigger

ADC

FPGA


Data  
ConcentratorCompute  
Nodes







# Digital Pulse Identification and Parameter Extraction - Performance



- Relative Energy Resolution (2018)


$$\frac{\sigma_E}{E} = \underbrace{a}_{\text{Constant}} \oplus \underbrace{\frac{b}{\sqrt{E}}}_{\text{Stochastic}} \oplus \underbrace{\frac{c}{E}}_{\text{Noise}} = \sqrt{a^2 + \frac{b^2}{E} + \frac{c^2}{E^2}}$$

PANDA Technical Design Report (TDR) requirements:

- $a_{\text{TDR}} \leq 1\%$  ✓
- $b_{\text{TDR}} \leq 2 \frac{\%}{\sqrt{\text{GeV}}}$  ✓
- $c_{\text{TDR}} \leq 3 \text{ MeV}$  ✓
- $\sigma_E / E(1 \text{ GeV})_{\text{TDR}} \leq 2.5\%$  ✓



# Digital Pulse Identification and Parameter Extraction - Performance



## Back then:


- Measurement of neutral pion decay with two 4x4 prototypes in 2022
- Synchronisation with light pulser
- Energy calibration not optimal

## Today:

- Now synchronisation with TRB3 SC
- Well calibrated subunits for Phase-0




# SADC Firmware



- Optimisation of time sorted hit packaging
- Preparation for triggered readout

# Time Sorted Hit Packaging on FPGA



# Time Sorted Hit Packaging on FPGA

150  $\mu$ s



- Working and tested implementation
- Huge improvement for cluster building algorithm in analysis
- Busy TX lane

One UDP package per time column



# Time Sorted Hit Packaging on FPGA - Update

150  $\mu$ s



- Filling package with time columns up to UDP payload limit
- Or: timeout [0:65535] ns
- Timeout = 0 ns  $\rightarrow$  former case
- Working and tested implementation
- Measured free streaming capability:
  - 310 kHz / channel
  - 19.84 MHz / SADC
  - Trace monitor
  - Rate monitor
  - Config monitor

Bunch of time columns

SADC Firmware






# Time Sorted Hit Packaging on FPGA – Triggered Readout



Data Concentrator TRB3 SC (GSI)



- Readout trigger from TRB3 SC
- Configurable delay (trigger → gate open)
- Configurable gate length



# Time Sorted Hit Packaging on FPGA - Update

150  $\mu$ s





Bunch of time columns within 100 ns gate


- Sending only time columns within gate after trigger
- Dramatically decrease of network load
- System is still internally “free streaming”

# PANDA Phase-0 Data Acquisition Benchmarks

- 640 Crystals
- 1280 APDs
- 40 SADCs
- 2560 Channels
- TRB3 SC
  - Clock
  - Trigger



- Data Throughput



- Exclusive event rate  $O(\text{mHz})$
- Event hit rate  $\sim 200 \text{ kHz/Channel}$
- Free streaming bandwidth  $O(40 \text{ Gbit/s})$
- Trigger rate  $O(100 \text{ kHz})$
- Trigger mode bandwidth  $O(100 \text{ Mbit/s})$




# Summary and Outlook

- PANDA Phase-0 at MAMI
- PANDA backward calorimeter used to measure pion transition form factor
- Essential DAQ hardware is in Mainz or at the assembly process
  - Backplane tested ✓
  - Splitter tested ✓
  - CFD tested ✓
- Essential parts of TRB3 SC integration is done ✓
- Update of SADC Phase-0 firmware 2024
  - Improved time sorted hit packaging (free streaming: 310 kHz / channel) ✓
  - TRB interface via “Direct Line Messages” ✓
  - Preparation for triggered readout ✓
  - VLAN ready ✓
  - New internal (auto) request modus for traces, rates and config packages ✓
- Inter-Chip communication implementation is ongoing




# ADC Alignment and T0 Walk



# Time Resolution at Room Temperature


PANDA Feature Extraction on SADC: Measured Time Resolution at Room Temperature







# Splitter, Backplane, CFD and TRB3 SC





# Backplane, Controller and SADC

