



# Recent developments of the slow-control of the barrel part of the PANDA EMC front-end bus system





Christopher Hahn\* for the PANDA collaboration  
\*2nd Physics Institute, University Gießen, Germany





- **Overview**
- **High-voltage measurements**
- **Impact of different SerialAdapterASIC DAC accuracy on resulting high-voltage**
  - V100 (old)
  - V110 (new)
- **Conclusion and outlook**






- 11360 PbWO crystals in PANDA Barrel EMC (in 16 slices) <sup>4</sup>
- 22720 large-area avalanche photo diodes (APDs)
  - each APD needs individual adjustable high voltage
  - voltage adjustment within the slice
- **Present design: 3 Layers**
- HV distribution & regulation
- Connector board for custom signal cables
- Board for FlexPCBs / ASICs
- Connectors to FEs
- 8x2 Diff. Line drivers
- APFEL I/F buffers
- Temp/Humidity sensors





## High voltage distribution

- Device to independently adjust bias voltage of 8 APDs with one HV-source channel
- 50V from HV input downwards in  $<0.1V$  steps
- All channels fed from the same HV source
- Online measurement of APD voltage and current
- **SerialAdapterASIC**: integrated slow control ASIC with common interfaces (I2C, SPI and APFEL interface)
- Daisy chaining of Backend-Interface for 5 (10) backplane PCBs → Saves 4/5 of slow control cables (36 vs. 180)
- Use DACs for HV adjustment







- Full triple sandwich setup as test system
- System tests can be undertaken under room temperature and at  $-25^{\circ}\text{C}$
- Verification of the onboard voltage measurement was undertaken
- Impact of different DAC versions on resulting HV was studied





# Comparison between onboard measured high-voltage and external measured high-voltage















Voltage measurement of the High-Voltage-Distribution Board Chipversion V100





Voltage measurement of the High-Voltage-Distribution Board Chipversion V100





















Absolute differences between successive datapoints - V110




# Impact of different regulating resistors

## SerialAdapterASIC - V110



20



Measurement of all High-Voltage Channels of the High-Voltage Distribution board



- Full tripple sandwich setup connected to 4 PbWO crystals as test system
- System tests undertaken under room temperature and at  $-25^{\circ}\text{C}$
- Pulsar tests look promising





- **Great Improvement between DAC V100 and V110**
- **Minor bugs on the PCBs were fixed**
- **High-voltage Regulation width can be tweaked a little bit**
- **First tests with a full readout chain look promising**
- **Next PCB iteration will be the final prototype**
  - if there are no problems in production and tests  
this PCB will be serialized, calibrated in the current setup and  
used in the slice